
- Low r_{DS(on)} . . . 0.32 Ω Typ
- Voltage Output . . . 60 V
- Input Protection Circuitry . . . 18 V
- Pulsed Current . . . 4 A Per Channel
- Extended ESD Capability . . . 4000 V
- Direct Logic-Level Interface


description

The TPIC5423L is a monolithic gate-protected logic-level power DMOS array that consists of four electrically isolated independent N-channel enhancement-mode DMOS transistors. Each transistor features integrated high-current zener diodes (Z_{CXa} and Z_{CXb}) to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-k Ω resistor.



The TPIC5423L is offered in a 24-pin wide-body surface-mount (DW) package and is characterized for operation over the case temperature of -40° C to 125° C.

schematic



NOTE A: For correct operation, no terminal may be taken below GND.

TPIC5423L 4-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL **POWER DMOS ARRAY**

SLIS045 - NOVEMBER 1994

absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V _{DS}	60 V
Source-to-GND voltage	100 V
Drain-to-GND voltage	100 V
Gate-to-source voltage range, V _{GS}	–9 V to 18 V
Continuous drain current, each output, T _C = 25°C	1.25 A
Continuous source-to-drain diode current, T _C = 25°C	1.25 A
Pulsed drain current, each output, I_{max} , $T_C = 25^{\circ}C$ (see Note 1 and Figure 15)	4 A
Continuous gate-to-source zener-diode current, T _C = 25°C	±50 mA
Pulsed gate-to-source zener-diode current, T _C = 25°C	±500 mA
Single-pulse avalanche energy, E _{AS} , T _C = 25°C (see Figures 4 and 16)	96 mJ
Continuous total dissipation, T _C = 25°C (see Figure 15)	1.39 W
Operating virtual junction temperature range, T _J	40°C to 150°C
Operating case temperature range, T _C	40°C to 125°C
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%



TPIC5423L 4-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL POWER DMOS ARRAY

SLIS045 – NOVEMBER 1994

electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V(BR)DSX	Drain-to-source breakdown voltage	I _D = 250 μA,	V _{GS} = 0	60			V
V _{GS(th)}	Gate-to-source threshold voltage	I _D = 1 mA, See Figure 5	$V_{DS} = V_{GS}$	1.5	1.75	2.2	V
V _(BR) GS	Gate-to-source breakdown voltage	I _{GS} = 250 μA		18			V
V _(BR) SG	Source-to-gate breakdown voltage	I _{SG} = 250 μA		9			V
V _(BR)	Reverse drain-to-GND breakdown voltage	Drain-to-GND curren	t = 250 μA	100			V
V _{DS(on)}	Drain-to-source on-state voltage	I _D = 1.25 A, See Notes 2 and 3	V _{GS} = 5 V,		0.4	0.47	V
V _{F(SD)}	Forward on-state voltage, source-to-drain	I _S = 1.25 A, V _{GS} = 0 (Z1, Z2, Z3, Z4), See Notes 2 and 3 and Figure 12			0.9	1.1	V
VF	Forward on-state voltage, GND-to-drain	I _D = 1.25 A (D1, D2, D3, D4), See Notes 2 and 3			2		V
l	Zero-gate-voltage drain current	V _{DS} = 48 V, V _{GS} = 0	T _C = 25°C		0.05	1	^
IDSS			T _C = 125°C		0.5	10	μΑ
IGSSF	Forward-gate current, drain short circuited to source	V _{GS} = 15 V,	$V_{DS} = 0$		20	200	nA
IGSSR	Reverse-gate current, drain short circuited to source	$V_{SG} = 5 V$	$V_{DS} = 0$		10	100	nA
lu	Leakage current, drain-to-GND	V _{DGND} = 48 V	T _C = 25°C		0.05	1	μΑ
llkg	Leakage current, drain to GND	VDGND = 40 V	T _C = 125°C		0.5	10	μΛ
(DC()	Static drain-to-source on-state resistance	V _{GS} = 5 V, I _D = 1.25 A, See Notes 2 and 3 and Figures 6 and 7	T _C = 25°C		0.32	0.375	Ω
^r DS(on)			T _C = 125°C		0.44	0.55	52
9fs	Forward transconductance	V _{DS} = 15 V, See Notes 2 and 3 a	I _D = 0.625 A, nd Figure 9	1.25	1.63		S
C _{iss}	Short-circuit input capacitance, common source				200	250	
C _{oss}	Short-circuit output capacitance, common source	V _{DS} = 25 V, f = 1 MHz,	$V_{GS} = 0$,		100	125	pF
C _{rss}	Short-circuit reverse-transfer capacitance, common source		See Figure 11		60	75	Pi

NOTES: 2. Technique should limit $T_J - T_C$ to 10°C maximum.

source-to-drain and GND-to-drain diode characteristics, T_C = 25°C

	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
	Deverse receiver time		Z1, Z2, Z3, and Z4		80		
t _{rr} Reverse-recovery time	$I_S = 0.625 \text{ A}, V_{DS} = 48 \text{ V},$	D1, D2, D3, and D4		130		ns	
0	Dep Total diode charge See Figures 1 and 14	Total diada abarga	Z1, Z2, Z3, and Z4		0.8		uС
QRR IOIAI		~	D1, D2, D3, and D4		0.66		μΟ

^{3.} These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

TPIC5423L 4-CHANNEL INDEPENDENT GATE-PROTECTED LOGIC-LEVEL **POWER DMOS ARRAY**

SLIS045 - NOVEMBER 1994

resistive-load switching characteristics, T_C = 25°C

	PARAMETER	TEST CONDITIONS				TYP	MAX	UNIT							
td(on)	Turn-on delay time					34	70								
td(off)	Turn-off delay time	$V_{DD} = 25 \text{ V},$	$R_L = 40 \Omega$,	$t_{en} = 10 \text{ ns},$		20	40	ns							
t _r	Rise time	t _{dis} = 10 ns, See Figure 2	See Figure 2			28	55	115							
t _f	Fall time					15	30								
Qg	Total gate charge	10.11		.,		6.6	8								
Q _{gs(th)}	Threshold gate-to-source charge	V _{DS} = 48 V, See Figure 3								$I_D = 0.625 A,$	VGS = 5 V		0.5	0.6	nC
Q _{gd}	Gate-to-drain charge					2.6	3.2								
L _D	Internal drain inductance					5		nH							
LS	Internal source inductance					5		nH							
Rg	Internal gate resistance					0.25		Ω							


thermal resistance

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	See Notes 4 and 7		90		
$R_{\theta JB}$	Junction-to-board thermal resistance	See Notes 5 and 7		49		°C/W
$R_{\theta JP}$	Junction-to-pin thermal resistance	See Notes 6 and 7		28		

NOTES: 4. Package mounted on an FR4 printed-circuit board with no heatsink.
5. Package mounted on a 24 in², 4-layer FR4 printed-circuit board.

- 6. Package mounted in intimate contact with infinite heatsink.
- 7. All outputs with equal power.

PARAMETER MEASUREMENT INFORMATION




[†] I_{RM} = maximum recovery current

Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diode



[‡] The above waveform is representative of D1, D2, D3, and D4 in shape only.



NOTE A: C_L includes probe and jig capacitance.

Figure 2. Resistive-Switching Test Circuit and Voltage Waveforms





Figure 3. Gate-Charge Test Circuit and Voltage Waveform

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: $t_r \le 10$ ns, $t_f \le 10$ ns, $t_O = 50$ Ω .

B. Input pulse duration (t_W) is increased until peak current $I_{AS} = 4$ A.

Energy test level is defined as $E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 96 \text{ mJ}.$

Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms

TYPICAL CHARACTERISTICS

GATE-TO-SOURCE THRESHOLD VOLTAGE

Figure 5

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 6

TYPICAL CHARACTERISTICS

D- Drain Current - A

ID - Drain Current - A

STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 7

VS
DRAIN-TO-SOURCE VOLTAGE

VGS = 4 V

AVGS = 0.2 V
TJ = 25°C

VGS = 3 V

VGS = 3 V

VGS = 3 V

VDS - Drain-to-Source Voltage - V

DRAIN CURRENT

Figure 8

DISTRIBUTION OF FORWARD TRANSCONDUCTANCE




Figure 9

DRAIN CURRENT vs GATE-TO-SOURCE VOLTAGE




Figure 10

TYPICAL CHARACTERISTICS




Figure 11

DRAIN-TO-SOURCE VOLTAGE AND GATE-TO-SOURCE VOLTAGE




Figure 13

SOURCE-TO-DRAIN DIODE CURRENT vs SOURCE-TO-DRAIN VOLTAGE




Figure 12

REVERSE-RECOVERY TIME





Figure 14

SLIS045 - NOVEMBER 1994

THERMAL INFORMATION

MAXIMUM DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE



- †Less than 2% duty cycle
- ‡ Device mounted on FR4 printed-circuit board with no heatsink.
- § Device mounted in intimate contact with infinite heatsink.

Figure 15

MAXIMUM PEAK AVALANCHE CURRENT vs TIME DURATION OF AVALANCHE





Figure 16




SLIS045 - NOVEMBER 1994

THERMAL INFORMATION

DW PACKAGE† JUNCTION-TO-BOARD THERMAL RESISTANCE





† Device mounted on 24 in², 4-layer FR4 printed-circuit board with no heatsink.

NOTE A: $Z_{\theta B}(t) = r(t) R_{\theta JB}$ t_W = pulse duration t_C = cycle time $d = duty cycle = t_W/t_C$

Figure 17



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated