KTC or KTD<sup>†</sup> PACKAGE

(TOP VIEW)

- Low  $r_{DS(on)} \dots 0.25 \Omega$  Typ
- High Output Voltage . . . 60 V
- Pulsed Current . . . 10 A Per Channel
- Avalanche Energy Capability . . . 105 mJ
- Input Transient Protection . . . 2000 V

#### description

The TPIC2601 is a monolithic power DMOS array that consists of six electrically isolated N-channel enhancement-mode **DMOS** transistors configured with a common source and open drains. Each transistor features integrated high-current zener diodes to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 2000 V of ESD protection when tested using the human-body model.


#### 15 DRAIN6 GATE6 14 13 DRAIN5 GATE5 12 11 DRAIN4 10 □ DRAIN4 9 GATE4

8 SOURCE/GND 7 GATE3  $\Box$ 6 DRAIN3 DRAIN3 5 4 GATE2 3 DRAIN2 2 GATE1 1 DRAIN1

† TI Japan only

The TPIC2601 is offered in a 15-pin PowerFLEX™ (KTC) package and is characterized for operation over the case temperature range of -40°C to 125°C. A 15-pin PowerFLEX™ (KTD) package is also available for TI Japan only.

#### schematic



NOTE A: For correct operation, no drain terminal may be taken below GND.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerFLEX is a trademark of Texas Intruments Incorporated.



SLIS048A - NOVEMBER 1996 - REVISED JANUARY 1998

#### absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V <sub>DS</sub>	60 V
Gate-to-source voltage, V <sub>GS</sub>	–9 V to 18 V
Continuous drain current, each output, all outputs on, T <sub>C</sub> = 25°C	2 A
Pulsed drain current, each output, I <sub>O</sub> max, T <sub>C</sub> = 25°C (see Note 1 and Figure 7)	10 A
Continuous gate-to-source zener diode current, T <sub>C</sub> = 25°C	±25 mA
Pulsed gate-to-source zener diode current, T <sub>C</sub> = 25°C	$\dots \dots \pm 250 \text{ mA}$
Single-pulse avalanche energy, E <sub>AS</sub> , T <sub>C</sub> = 25°C (see Figures 4 and 16)	105 mJ
Continuous total power dissipation at (or below) T <sub>A</sub> = 25°C	1.7 W
Power dissipation at (or below) $T_C = 75^{\circ}C$ , all outputs on	
Operating virtual junction temperature range, T <sub>J</sub>	40°C to 150°C
Operating case temperature range, T <sub>C</sub>	
Storage temperature range, T <sub>stg</sub>	40°C to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%

#### electrical characteristics, T<sub>C</sub> = 25°C (unless otherwise noted)

	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT		
V <sub>(BR)DSX</sub>	Drain-to-source breakdown voltage	I <sub>D</sub> = 250 μA,	V <sub>GS</sub> = 0	60			V	
V <sub>GS(th)</sub>	Gate-to-source threshold voltage	I <sub>D</sub> = 1 mA,	V <sub>DS</sub> = V <sub>GS</sub> ,	1.5	2.05	2.2	V	
VGS(th)match	Gate-to-source threshold voltage matching	See Figure 5			5	40	mV	
V <sub>(BR)</sub> GS	Gate-to-source breakdown voltage	I <sub>GS</sub> = 250 μA		18			V	
V <sub>(BR)</sub> SG	Source-to-gate breakdown voltage	I <sub>SG</sub> = 250 μA		9			V	
VDS(on)	Drain-to-source on-state voltage	I <sub>D</sub> = 2 A, See Notes 2 and 3	V <sub>GS</sub> = 10 V,		0.5	0.6	V	
VF(SD)	Forward on-state voltage, source-to-drain	Is = 2A, See Notes 2 and 3 ar	VGS = 0, nd Figure 12		0.85	1	V	
Inno	Zero-gate-voltage drain current	V <sub>DS</sub> = 48 V, V <sub>GS</sub> = 0	T <sub>C</sub> = 25°C		0.05	1		
IDSS			T <sub>C</sub> = 125°C		0.5	10	μΑ	
IGSSF	Forward gate current, drain short circuited to source	V <sub>GS</sub> = 10 V,	V <sub>DS</sub> = 0		20	200	nA	
IGSSR	Reverse gate current, drain short circuited to source	V <sub>SG</sub> = 5 V,	V <sub>DS</sub> = 0		10	100	nA	
rpo()	Static drain-to-source on-state resistance	VGS = 10 V, ID =2 A.	ID =2 Δ	T <sub>C</sub> = 25°C		0.25	0.3	Ω
rDS(on)	otatio draiii-to-source orr-state resistance	See Notes 2 and 3			0.4	0.5	32	
9fs	Forward transconductance	V <sub>DS</sub> = 15 V, See Notes 2 and 3 and Figure 9	I <sub>D</sub> = 1 A	1.3	1.95		S	
C <sub>iss</sub>	Short-circuit input capacitance, common source				180	225		
C <sub>oss</sub>	Short-circuit output capacitance, common source	V <sub>DS</sub> = 25 V, f = 1 MHz.	V <sub>GS</sub> = 0, See Figure 11		110	138	pF	
C <sub>rss</sub>	Short-circuit reverse transfer capacitance, common source	]	3		80	100		

NOTES: 2. Technique should limit  $T_J - T_C$  to 10°C maximum.

<sup>3.</sup> These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.



SLIS048A - NOVEMBER 1996 - REVISED JANUARY 1998

## source-to-drain diode characteristics, $T_C = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
trr(SD)	Reverse-recovery time	Is = 1 A, V <sub>DS</sub> = 48 V,		72		ns
Q <sub>RR</sub>	Total diode charge	V <sub>GS</sub> = 0, di/dt = 100 A/μs, See Figures 1 and 14		180		nC


## resistive-load switching characteristics, $T_{\hbox{\scriptsize C}}$ = 25 $^{\circ}\hbox{\scriptsize C}$

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
t <sub>d(on)</sub>	Delay time, $V_{GS}^{\uparrow}$ to $V_{DS}^{\downarrow}$ turn on		194		
td(off)	Delay time, $V_{GS} \downarrow$ to $V_{DS} \uparrow$ turn off	$V_{DD} = 25 \text{ V},  R_L = 25 \Omega,  t_{en} = 10 \text{ ns},$	430		no
t <sub>r</sub>	Rise time, V <sub>DS</sub>	t <sub>dis</sub> = 10 ns, See Figure 2	90		ns
tf	Fall time, V <sub>DS</sub>		180		
Qg	Total gate charge		5.1	6.4	
Q <sub>gs(th)</sub>	Threshold gate-to-source charge	$V_{DD}$ = 48 V, $I_{D}$ = 1 A, $V_{GS}$ = 10 V, See Figure 3	0.5	0.63	nC
Q <sub>gd</sub>	Gate-to-drain charge	- Cook inguite o	2.75	3.4	
L <sub>D</sub>	Internal drain inductance		5		-11
LS	Internal source inductance		5		nH
Rg	Internal gate resistance		500		Ω

#### thermal resistance


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	All outputs with equal power			72	
R <sub>0</sub> JC	Junction-to-case thermal resistance	All outputs with equal power			4	°C/W
		One output dissipating power			7	

#### PARAMETER MEASUREMENT INFORMATION



†I<sub>RM</sub> = maximum recovery current

Figure 1. Reverse-Recovery Current Waveform of Source-to-Drain Diode



NOTE A: The pulse generator has the following characteristics:  $t_{en} \le 10$  ns,  $t_{dis} \le 10$  ns,  $Z_{O} = 50 \ \Omega$ .

Figure 2. Resistive Switching



#### PARAMETER MEASUREMENT INFORMATION





Figure 3. Gate Charge Test Circuit and Waveform



NOTES: A. The pulse generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $t_O = 50$   $\Omega$ .

B. Input pulse duration  $(t_W)$  is increased until peak current  $I_{AS} = 2 \text{ A}$ .

Energy test level is defined as 
$$E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 105 \text{ mJ minimum where } t_{av} = \text{avalanche time.}$$

Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms

#### TYPICAL CHARACTERISTICS

### GATE-TO-SOURCE THRESHOLD VOLTAGE




Figure 5

#### STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 6

## STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE




Figure 7

## DRAIN CURRENT vs




Figure 8



#### TYPICAL CHARACTERISTICS

#### DISTRIBUTION OF FORWARD TRANSCONDUCTANCE




Figure 9

### rigule 3

# DRAIN-TO-SOURCE VOLTAGE

**CAPACITANCE** 




Figure 11

# DRAIN CURRENT vs GATE-TO-SOURCE VOLTAGE




Figure 10

## SOURCE-TO-DRAIN DIODE CURRENT vs





Figure 12

#### TYPICAL CHARACTERISTICS





## **MAXIMUM DRAIN CURRENT DRAIN-TO-SOURCE VOLTAGE** 10 $T_C = 25^{\circ}C$ 10 ms ID - Maximum Drain Current - A 1 ms DC 0.5 ms DC 1 **10** μs 0.1 10 100 V<sub>DS</sub> - Drain-To-Source Voltage

Figure 15

## **REVERSE-RECOVERY TIME**





Figure 14

## **MAXIMUM PEAK AVALANCHE CURRENT**






#### THERMAL INFORMATION

## KTC PACKAGE<sup>†</sup> NORMALIZED JUNCTION-TO-AMBIENT THERMAL RESISTANCE





† Device mounted on 24 in<sup>2</sup>, 4-layer FR4 printed-circuit board with no heatsink.

 $\begin{aligned} \text{NOTE A:} \quad Z_{\theta A}(t) &= r(t) \; R_{\theta JA} \\ \quad t_W &= \text{pulse duration} \\ \quad t_C &= \text{cycle time} \\ \quad d &= \text{duty cycle} = t_W/t_C \end{aligned}$ 

Figure 17



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1998, Texas Instruments Incorporated