SLIS049 - NOVEMBER 1996

- Low $r_{DS(on)} \dots 0.3 \Omega$ Typ
- High Output Voltage . . . 60 V
- Pulsed Current . . . 6 A Per Channel
- Avalanche Energy Capability . . . 36 mJ
- Input Transient Protection . . . 2000 V


description

The TPIC2401 is a monolithic power DMOS array that consists of four electrically isolated N-channel enhancement-mode DMOS transistors configured with a common source and open drains. Each transistor features integrated high-current zener diodes to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 2000 V of ESD protection when tested using the human-body model.

The TPIC2401 is offered in a 9-pin PowerFLEXTM (KTA) package and is characterized for operation over the case temperature range of -40° C to 125°C.

SOURCE/GND | SOURCE/GND | GATE2 | GATE1 | DRAIN1

schematic



NOTE A: For correct operation, no output pin may be taken below GND.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerFLEX is a trademark of Texas Intruments Incorporated.



SLIS049 - NOVEMBER 1996

absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Drain-to-source voltage, V _{DS}	60 V
Gate-to-source voltage, V _{GS}	–9 V to 18 V
Continuous drain current, each output, all outputs on, T _C = 25°C	1.5 A
Pulsed drain current, each output, I _O max, T _C = 25°C (see Note 1 and Figure 7)	6 A
Continuous gate-to-source zener diode current, T _C = 25°C	±25 mA
Pulsed gate-to-source zener diode current, T _C = 25°C	±250 mA
Single-pulse avalanche energy, E _{AS} , T _C = 25°C (see Figures 4 and 6)	
Continuous total power dissipation at (or below) T _A = 25°C	1.7 W
Power dissipation at (or below) T _C = 75°C, all outputs on	15 W
Operating virtual junction temperature range, T _J	40°C to 150°C
Operating case temperature range, T _C	40°C to 125°C
Storage temperature range, T _{stq}	–40°C to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%

electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
V _{(BR)DSX}	Drain-to-source breakdown voltage	$I_D = 250 \mu\text{A},$	V _{GS} = 0	60			V	
V _{GS(th)}	Gate-to-source threshold voltage	I _D = 1 mA,	$V_{DS} = V_{GS}$	1.5	2.05	2.2	V	
VGS(th)match	Gate-to-source threshold voltage matching	See Figure 5			5	40	V	
V _(BR) GS	Gate-to-source breakdown voltage	IGS = 250 μA		18			V	
V _(BR) SG	Source-to-gate breakdown voltage	I _{SG =} 250 μA		9			V	
V _{DS(on)}	Drain-to-source on-state voltage	I _D = 1.5A, See Notes 2 and 3	V _{GS} = 10 V,		0.45	0.54	٧	
V _{F(SD)}	Forward on-state voltage, source-to-drain	Is = 1.5A, See Notes 2 and 3 ar	VGS = 0 V, nd Figure 12		0.85	1	V	
Inne	Zara gata valtaga duain avurant	V _{DS} = 48 V,	T _C = 25°C		0.05	1		
IDSS	Zero-gate-voltage drain current	V _{GS} = 0	T _C = 125°C		0.5	10	μΑ	
IGSSF	Forward gate current, drain short circuited to source	V _{GS} = 15 V,	V _{DS} = 0		20	200	nA	
IGSSR	Reverse gate current, drain short circuited to source	V _{SG} = 5 V,	V _{DS} = 0		10	100	nA	
ľDO()	Static drain-to-source on-state resistance	ID =1.5 A,	T _C = 25°C		0.3	0.36	Ω	
rDS(on)	Static drain-to-source on-state resistance		1 10 - 125°C	T _C = 125°C		0.48	0.6	22
9fs	Forward transconductance	V _{DS} = 15 V, See Notes 2 and 3 ar	I _D = 1 A, nd Figure 9	0.9	1.15		S	
C _{iss}	Short-circuit input capacitance, common source				180	225		
C _{oss}	Short-circuit output capacitance, common source	V _{DS} = 25 V, f = 1 MHz.	V _{GS} = 0, See Figure 11		100	138	pF	
C _{rss}	Short-circuit reverse transfer capacitance, common source	, - , , , , , , , , , , , , , , , , , ,	1 – Fryn 12, See Frigure	Coorigulo 11		75	100	

NOTES: 2. Technique should limit $T_J - T_C$ to 10°C maximum.

3. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.



SLIS049 - NOVEMBER 1996

source-to-drain diode characteristics, $T_C = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{rr}	Reverse-recovery time	$I_S = 0.75 \text{ A}, \qquad V_{DS} = 48 \text{ V}, \\ V_{GS} = 0, \qquad \text{di/dt} = 100 \text{ A/us},$		80		ns
Q _{RR}	Total diode charge	V _{GS} = 0, di/dt = 100 A/μs, See Figures 1 and 14		180		nC

resistive-load switching characteristics, $T_C = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT																									
td(on)	Delay time, V_{GS} to V_{DS} turn on					194																											
td(off)	Delay time, $V_{GS} \downarrow$ to $V_{DS} \uparrow$ turn off	$V_{DD} = 25 \text{ V},$	$R_L = 25 \Omega$,	t _{en} = 10 ns,		430		no																									
t _r	Rise time, V _{DS}	$t_{dis} = 10 \text{ ns},$	See Figure 2			180		ns																									
t _f	Fall time, V _{DS}					90																											
Qg	Total gate charge					4	5																										
Q _{gs(th)}	Threshold gate-to-source charge	V _{DD} = 48 V, See Figure 3	V _{DD} = 48 V, See Figure 3																									$I_D = 1 A$,	$V_{GS} = 10 V$		0.45	0.56	nC
Q _{gd}	Gate-to-drain charge	Goo : iguilo o	,			1.55	1.93																										
LD	Internal drain inductance					5		nH																									
LS	Internal source inductance					5																											
Rg	Internal gate resistance					500		Ω																									


thermal resistance

	PARAMETER	TEST CONDITIONS MIN TYP MA		MAX	UNIT	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	All outputs with equal power			72	
R _{θJC} Junction-to-case thermal resist	lunction to case thermal resistance	All outputs with equal power			5	°C/W
	Junction-to-case thermal resistance	One output dissipating power			8.5	

NOTES:




PARAMETER MEASUREMENT INFORMATION



†I_{RM} = maximum recovery current

Figure 1. Reverse-Recovery Current Waveform of Source-to-Drain Diode



NOTE A: The pulse generator has the following characteristics: $t_{en} \le 10$ ns, $t_{dis} \le 10$ ns, $z_{O} = 50$ Ω .

Figure 2. Resistive Switching



PARAMETER MEASUREMENT INFORMATION





Figure 3. Gate Charge Test Circuit and Waveform



NOTES: A. The pulse generator has the following characteristics: $t_f \le 10$ ns, $t_f \le 10$ ns, $Z_O = 50$ Ω .


B. Input pulse duration (t_W) is increased until peak current $I_{AS} = 1.5 A$.

Energy test level is defined as
$$E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 36 \text{ mJ minimum where } t_{av} = \text{avalanche time.}$$


Figure 4. Single-Pulse Avalanche-Energy Test Circuit and Waveforms

TYPICAL CHARACTERISTICS






STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE



DRAIN CURRENT vs DRAIN-TO-SOURCE VOLTAGE




TEXAS INSTRUMENTS

TYPICAL CHARACTERISTICS

ID - Drain Current - A

PERCENTAGE OF UNITS FORWARD TRANSCONDUCTANCE 35.9 **Total Number of Units = 199** 32.3 V_{DS} = 15 V 28.7 $I_D = 1 A$ T_J = 25°C Percentage of Units – % 25.1 21.5 17.9 14.4 10.8 7.2 3.6 1.108 1.136 1.164 1.192 1.220 1.248 1.276 1.304 1.332 gfs - Forward Transconductance - S

Figure 9



DRAIN CURRENT
VS
GATE-TO-SOURCE VOLTAGE


T_J = 40°C

T_J = 150°C

T_J = 25°C


V_{GS} - Gate-to-Source Voltage - V


Figure 10






TYPICAL CHARACTERISTICS






MAXIMUM DRAIN CURRENT DRAIN-TO-SOURCE VOLTAGE INFINITE HEATSINK $T_C = 25^{\circ}C$ **0.5** μs ID - Maximum Drain Current - A DC 10 ms[†] DC MAX V_{DS} 0.1 0.1 100 V_{DS} - Drain-to-Source Voltage - V Figure 15



THERMAL INFORMATION

NORMALIZED TRANSIENT RESISTANCE vs SQUARE-WAVE PULSE DURATION



† Package mounted in intimate contact with infinite heat sink.

NOTE A: $Z_{\theta JC}(t) = r(t) R_{\theta JC}$ $t_W = \text{pulse duration}$ $t_C = \text{cycle time}$ $d = \text{duty cycle} = t_W/t_C$

Figure 17



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated