
SLLS011A - OCTOBER 1985 - REVISED FEBRUARY 1993

- 8-Channel Bidirectional Transceiver
- Power-Up/Power-Down Protection (Glitch Free)
- ATN+EOI (OR Function) Output to Simplify Board Layout
- Designed to Implement Control Bus Interface for Multiple Controllers
- Low-Power Dissipation . . . 72 mW Max Per Channel
- Fast Propagation Times . . . 22 ns Max
- High-impedance PNP Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Bus-Terminating Resistors Provided on Driver Outputs
- No Loading of Bus When Device Is Powered Down (V<sub>CC</sub> = 0)

#### description

The SN75164B eight-channel general-purpose interface bus transceiver is a monolithic, high-speed, low-power Schottky device designed to meet the requirements of IEEE Standard 488-1978. Each transceiver is designed to provide the bus-management and data-transfer signals between operating units of a multiple-controller instrumentation system. When combined with the SN75160B octal bus transceiver, the SN75164B provides the complete 16-wire interface for the IEEE-488 bus.

The SN75164B features eight driver-receiver pairs connected in a front-to-back configuration to



NC – No internal connection

#### NOT RECOMMENDED FOR NEW DESIGN

#### CHANNEL IDENTIFICATION TABLE

NAME	IDENTITY	CLASS
DC TE SC	Direction Control Talk Enable System Control	Control
ATN SRQ REN IFC EOI	Attention Service Request Remote Enable Interface Clear End or Identify	Bus Management
ATN + EOI	ATN Logical or EOI	Logic
DAV NDAC NRFD	Data Valid Not Data Accepted Not Ready for Data	Data Transfer

form input/output (I/O) ports at both the bus and terminal sides. All outputs are disabled (at a high-impedance state) during  $V_{CC}$  power-up and power-down transitions for glitch-free operation. The direction of data flow through these driver-receiver pairs is determined by the DC, TE, and SC enable signals. The SN75164B is identical to the SN75162B with the addition of an OR gate to help simplify board layouts in several popular applications. The ATN and EOI signals are ORed to pin 21, which is a standard totem-pole output.




SLLS011A - OCTOBER 1985 - REVISED FEBRUARY 1993

### description (continued)


The driver outputs (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when supply voltage  $V_{CC}$  is 0. The drivers are designed to handle loads up to 48 mA of sink current. Each receiver features pnp transistor inputs for high input impedance and an ensured hysteresis of 400 mV for increased noise immunity. All receivers have 3-state outputs to present a high impedance to the terminal when disabled.

The SN75164B is characterized for operation from 0°C to 70°C.

## logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12





SLLS011A - OCTOBER 1985 - REVISED FEBRUARY 1993

	RECEIVE/TRANSMIT FUNCTION TABLE												
CONTROLS BUS-MANAGI				GEMENT CHANNELS			DATA-TRANSFER CHANNELS						
SC	DC	TE	ATN <sup>†</sup>	ATN <sup>†</sup>	SRQ	REN	IFC	EOI	DAV	NDAC	NRFD		
				(controll	(controlled by DC)		(controlled by DC) (controlled by SC)		ed by SC)		(cc	ontrolled by	TE)
	Н	Н	Н	R	т			Т	т	R	R		
	Н	Н	L		I			R	1	K	K		
	L	L	Н	TR	R	R	т	т					
	L	L	L		N			Т	N	I	I		
	Н	L	Х	R	Т			R	R	Т	Т		
	L	Н	Х	Т	R			Т	Т	R	R		
Н						Т	Т						
L						R	R						

 $H=high\ level,\quad L=low\ level,\quad R=receive,\quad T=transmit,\quad X=irrelevant$ 

Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.

<sup>†</sup> ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.


AIN I EOIT ONOTION TABLE							
INP	OUTPUT						
ATN	EOI	ATN+EOI					
Н	Х	Н					
Х	Н	н					
L	L	L					

ATN + EOI FUNCTION TABLE



SLLS011A - OCTOBER 1985 - REVISED FEBRUARY 1993

### schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	
Input voltage, VI	5.5 V
Low-level driver output current	100 mA
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2)	1700 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N package	260°C

NOTES: 1. All voltage values are with respect to network ground terminal.

2. For operation above 25°C free-air temperature, derate the N package at the rate of 13.6 mW/°C.



SLLS011A - OCTOBER 1985 - REVISED FEBRUARY 1993

### recommended operating conditions

		MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V	
High-level Input voltage, VIH	2			V		
Low-level Input voltage, VIL				0.8	V	
	Bus ports with 3-state outputs			-5.2	mA	
High-level output current, IOH	Terminal ports			-800	A	
	ATN+EOI			-400	μA	
	Bus ports			48		
Low-level output current, I <sub>OL</sub>	Terminal ports			16	mA	
	ATN+EOI			4		
Operating free-air temperature, T <sub>A</sub>				70	°C	

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER			TEST CONDITIONS			ΤΥΡ <sup>†</sup> ΜΑΧ	UNIT	
VIK	Input clamp voltage		l <sub>l</sub> = – 18 mA			-1.5	V	
V <sub>hys</sub>	Hysteresis (V <sub>T</sub> +-V <sub>T</sub> -)	Bus	See Figure 8		0.4		V	
		Terminal	IOH = -800 μA		2.7			
<sup>v</sup> он <sup>‡</sup>	High-level output voltage	Bus	I <sub>OH</sub> = -5.2 mA		2.5		V	
		ATN+EOI	I <sub>OH</sub> = -400 μA		2.7		1	
		Terminal	I <sub>OL</sub> = 16 mA			0.5		
VOL	Low-level output voltage	Bus	I <sub>OL</sub> = 48 mA			0.5	V	
		ATN+EOI	I <sub>OL</sub> = 4 mA			0.4		
1.	Input current at maximum	Terminal§	V <sub>I</sub> = 5.5 V			100	μA	
1	input voltage	ATN+EOI	V <sub>I</sub> = 5.5 V			200		
IН	High-level input current	Terminal, control	V <sub>I</sub> = 2.7 V			20	μA	
	5	ATN, EOI	V <sub>I</sub> = 2.7 V			40	1	
IIL	Low-level input current	Terminal, control	V <sub>I</sub> = 0.5 V			-100	μA	
		ATN, EOI	V <sub>I</sub> = 0.5 V			-500	1	
M	Maltana at hus mad		Driver dischlad	$I_{I(bus)} = 0$	2.5	3.7	v	
VI/O(bus)	Voltage at bus port		Driver disabled	$I_{I(bus)} = -12 \text{ mA}$		-1.5		
	Current into bus port	Power on		$V_{I(bus)} = -1.5 V \text{ to } 0.4 V$	-1.3			
				$V_{I(bus)} = 0.4 V \text{ to } 2.5 V$	0	-3.2		
			Driver disabled			+2.5	mA	
I <sub>I/O(bus)</sub>			Driver disabled	VI(bus) = 2.5 V to 3.7 V		-3.2		
				V <sub>I(bus)</sub> = 3.7 V to 5 V	0	2.5		
				V <sub>I(bus)</sub> = 5 V to 5.5 V	0.7	2.5		
		Power off	$V_{CC} = 0,$	V <sub>I(bus)</sub> = 0 V to 2.5 V		-40	μΑ	
	Short-circuit output current	Terminal			-15	-75		
los		Bus			-25	-125	mA	
		ATN+EOI			-10	-100		
ICC	Supply current		No load,	TE, DE, and SC low		120	mA	
C <sub>I/O(bus)</sub>	Bus-port capacitance		$V_{CC} = 5 V \text{ to } 0 V,$	$V_{I/O} = 0$ to 2 V, f = 1 MHz		30	pF	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . <sup>‡</sup>  $V_{OH}$  applies for 3-state outputs only. § Except ATN and EOI terminal pins



SLLS011A - OCTOBER 1985 - REVISED FEBRUARY 1993

# switching characteristics, V\_{CC} = 5 V, C\_L = 15 pF, T\_A = 25 $^\circ\text{C}$ (unless otherwise noted)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high level output	Terminal	Bus	C <sub>L</sub> = 30 pF,		14	20	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low level output	Terminal	Bus	See Figure 1		14	20	115
<sup>t</sup> PLH	Propagation delay time, low-to-high level output	Terminal	Bus (SRQ, NDAC, NRFD)	C <sub>L</sub> = 30  pF, See Figure 1		29	35	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high level output	Bus	Terminal	C <sub>L</sub> = 30 pF,		10	20	
<sup>t</sup> PHL	Propagation delay time, high-to-low level output	Bus	Terminar	See Figure 2		15	22	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high level output	Terminal ATN or Terminal EOI	ATN+EOI	See Figure 3		14		ns
<sup>t</sup> PHL	Propagation delay time, high-to-low level output	Terminal ATN or Terminal EOI	ATN+EOI	See Figure 3		14		ns
<sup>t</sup> PZH	Output enable time to high level		Bus				60	
<sup>t</sup> PHZ	Output disable time from high level	TE, DC,	(ATN, EOI,	Soo Figuro 4			45	
<sup>t</sup> PZL	Output enable time to low level	or SC	REN, IFC,	See Figure 4			60	ns
<sup>t</sup> PLZ	Output disable time from low level		and DAV)				55	
<sup>t</sup> PZH	Output enable time to high level						55	
<sup>t</sup> PHZ	Output disable time from high level	TE,DC,	Torminal	Soo Eiguro E			50	-
<sup>t</sup> PZL	Output enable time to low level	or SC	Terminal	See Figure 5			45	ns
<sup>t</sup> PLZ	Output disable time from low level						55	




SLLS011A - OCTOBER 1985 - REVISED FEBRUARY 1993

#### 5 V **≷200** Ω From (bus) Output Under **Test Point** Test $C_L = 30 \text{ pF}$ **480** Ω (see Note A) LOAD CIRCUIT 3 V Terminal 1.5 V 1.5 V Input (see Note B) 0 V <sup>t</sup>PHL <sup>·</sup> <sup>t</sup>PLH ۷он 2.2 V Bus Output 1.0 V VOL **VOLTAGE WAVEFORMS**

PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>L</sub> includes probe and jig capacitance. B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$ 1 MHz, 50% duty cycle, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  ns, Z<sub>O</sub> = 50  $\Omega$ .

#### Figure 1. Terminal-to-Bus Load Circuit and Voltage Waveforms




LOAD CIRCUIT

NOTES: A. CL includes probe and jig capacitance. B. All diodes are 1N916 or 1N3064.









NOTES: A. C<sub>L</sub> includes probe and jig capacitance. B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$ 1 MHz, 50% duty cycle, t<sub>r</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  ns, Z<sub>O</sub> = 50  $\Omega$ .

#### Figure 2. Bus-to-Terminal Load Circuit and Voltage Waveforms



**VOLTAGE WAVEFORMS** 


SLLS011A – OCTOBER 1985 – REVISED FEBRUARY 1993



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>L</sub> includes probe and jig capacitance. B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>r</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>O</sub> = 50  $\Omega$ .

Figure 4. Bus Enable and Disable Times Load Circuit and Voltage Waveforms




NOTES: A. CL includes probe and jig capacitance. B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\Gamma} \leq 6$  ns,  $t_{f} \leq 6$  ns,  $Z_{O} = 50~\Omega$ .

Figure 5. Terminal Enable and Disable Times Load Circuit and Voltage Waveforms




SLLS011A - OCTOBER 1985 - REVISED FEBRUARY 1993



### **TYPICAL CHARACTERISTICS**



SLLS011A - OCTOBER 1985 - REVISED FEBRUARY 1993



## **TYPICAL CHARACTERISTICS**



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated