SLLS019D - JUNE 1986 - REVISED MAY 1995

SUITABLE FOR IEEE STANDARD 488-1978 (GPIB)†

- 8-Channel Bidirectional Transceiver
- Designed to Implement Control Bus Interface
- Designed for Single Controller
- High-Speed Advanced Low-Power Schottky Circuitry
- Low Power Dissipation:

SN55ALS161 ... 59 mW Max Per Channel SN75ALS161 ... 46 mW Max Per Channel


- Fast Propagation Times: SN55ALS161...25 ns Max SN75ALS161...20 ns Max
- High-Impedance pnp Inputs
- Receiver Hysteresis: SN55ALS161...550 mV Typ SN75ALS161...650 mV Typ
- Bus-Terminating Resistors Provided on Driver Outputs
- No Loading of Bus When Device Is Powered Down (V_{CC} = 0)
- Power-Up/Power-Down Protection (Glitch Free)

description


SN55ALS161 and SN75ALS161 eight-channel general-purpose interface bus monolithic, transceivers are high-speed, advanced low-power Schottky process devices designed to provide the bus-management and data-transfer signals between operating units of a single controller instrumentation system. When with the SN55ALS160 combined SN75ALS160 octal bus transceivers, the 'ALS161 provides the complete 16-wire interface for the IEEE 488 bus.

The SN55ALS161 and SN75ALS161 feature eight driver-receiver pairs connected in a front-to-back configuration to form input/output (I/O) ports at both the bus and terminal sides. The direction of data through these driver-receiver pairs is determined by the DC and TE enable signals.

SN55ALS161 . . . J OR W PACKAGE SN75ALS161 . . . DW OR N PACKAGE (TOP VIEW)



SN55ALS161 . . . FK PACKAGE (TOP VIEW)



CHANNEL IDENTIFICATION TABLE

J. II. II. II. II. II. II. II. II. II. I								
NAME	IDENTITY	CLASS						
DC	Direction Control	Control						
TE	Talk Enable	Control						
ATN	Attention							
SRQ	Service Request							
REN	Remote Enable	Bus						
IFC	Interface Clear	Management						
EOI	End or Identify							
DAV	Data Valid							
NDAC	Not Data Accepted	Data Transfer						
NRFD	Not Ready for Data	Transiei						



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† The transceivers are suitable for IEEE Standard 488 applications to the extent of the operating conditions and characteristics specified in this data sheet. Certain limits contained in the IEEE specification are not met or cannot be tested over the entire military temperature range.



SLLS019D - JUNE 1986 - REVISED MAY 1995

description (continued)

The driver outputs general-purpose interface bus (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when $V_{CC} = 0$. The drivers are designed to handle loads up to 48 mA of sink current. Each receiver features pnp transistor inputs for high input impedance and hysteresis of 400 mV on the commercial part, 250 mV on the military part minimum for increased noise immunity. All receivers have 3-state outputs to present a high impedance to the terminal when disabled.

The SN55ALS161 is characterized for operation from -55° C to 125° C. The SN75ALS161 is characterized for operation from 0° C to 70° C.

FUNCTION TABLE RECEIVE/TRANSMIT

CONTROLS			BUS-MANAGEMENT CHANNELS				DATA-TRANSFER CHANNELS			
DC	TE	ATN†	ATN†	SRQ	REN	IFC	EOI	DAV	NDAC	NRFD
				(controlled by DC)					ontrolled by T	E)
Н	Н	Н	R	т	R	R	Т	т	R	R
Н	Н	L	K	ı	Κ	K	R	I I	K	K
L	L	Н	т	R	т	т	R	R	т	т.
L	L	L	1	K	ı	I	Т	K	I	I
Н	L	Х	R	Т	R	R	R	R	Т	Т
L	Н	Х	Т	R	Т	Т	Т	Т	R	R


H = high level, L = low level, R = receive, T = transmit, X = irrelevant

Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.




[†] ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.

logic symbol†




- [†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
- ∇ Designates 3-state outputs

logic diagram (positive logic)



SLLS019D - JUNE 1986 - REVISED MAY 1995

schematics of inputs and outputs



SLLS019D - JUNE 1986 - REVISED MAY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)		
Input voltage, V _I		5.5 V
Low-level driver output current, IOL		100 mA
Continuous total dissipation		. See Dissipation Rating Table
Operating free-air temperature range, T _A :	SN55ALS161	–55°C to 125°C
	SN75ALS161	0°C to 70°C
Storage temperature range, T _{stq}		– 65°C to 150°C
Case temperature for 60 seconds: FK pac		
Lead temperature 1,6 mm (1/16 inch) from	n the case for 60 seconds: J or W page	ackage 300°C
Lead temperature 1.6 mm (1/16 inch) from	n the case for 10 seconds: DW or N	package 260°C

NOTE 1: All voltage values are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	OPERATING FACTOR	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING
DW	1125 mW	9.0 mW/°C	720 mW	_
FK	1375 mW	11.0 mW/°C	880 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	275 mW
N	1150 mW	9.2 mW/°C	736 mW	_
W	1000 mW	8.0 mW/°C	640 mW	200 mW

SN55ALS161 recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
	TE and DC at $T_A = -55^{\circ}C$ to $125^{\circ}C$	2			
High-level input voltage, VIH	Bus and terminal at T _A = 25°C to 125°C	2			V
	Bus and terminal at T _A = −55°C	2.1			
	TE and DC at $T_A = -55^{\circ}C$ to $125^{\circ}C$			0.8	
Low-level input voltage, V _{IL}	Bus and terminal at T _A = 25°C to −55°C			0.8	V
	Bus and terminal at T _A = 125°C			0.7	
High lovel output outront love	Bus ports with pullups active (V _{CC} = 5 V)			- 5.2	mA
High-level output current, IOH	Terminal ports			- 800	μΑ
Low lovel output output	Bus ports			48	A
Low-level output current, I _{OL} Terminal ports				16	mA
Operating free-air temperature, TA		-55		125	°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SLLS019D - JUNE 1986 - REVISED MAY 1995

SN75ALS161 recommended operating conditions

		M	N NO	M MAX	UNIT		
Supply voltage, V _{CC}		4.7	5	5 5.25	5 V		
High-level input voltage, VIH			2		V		
Low-level input voltage, V _{IL}				0.8	V		
High-level output current, IOH	Bus ports with pullups active			- 5.2	mA		
	Terminal ports			- 800	μΑ		
Low lovel output ourrent Le	Bus ports			48			
Low-level output current, IOL	Terminal ports			16	mA		
Operating free-air temperature, TA			0	70	°C		

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	DADAMETED		TEST CONDITIONS [†]		SN55ALS161			SN75ALS161			UNIT
	FARAWETER		TEST CONDITIONS		N21	MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	UNII
VIK	Input clamp voltage		I _I = -18 mA				- 0.8	- 1.5		- 0.8	- 1.5	V
		Bus							0.4	0.65		
V_{hys}	Hysteresis voltage (V _{IT+} – V _{IT-})	Bus	$V_{CC} = 5 V$	$T_A = -55^{\circ}C$ as	nd 25°C	0.4	0.55					V
	(*11+ *11-)	Dus	$V_{CC} = 5 V$,	T _A = 125°C		0.25						
V _{OH} §	High-level output voltage	Terminal	$I_{OH} = -800 \mu A$			2.7	3.5		2.7	3.5		V
VOH3	- Ingir level output voltage	Bus	$I_{OH} = -5.2 \text{ mA},$	V _{CC} = 5 V (SI	N55')	2.2			2.2			V
		Terminal	$I_{OL} = 16 \text{ mA},$	$V_{CC} = MIN$			0.3	0.5		0.3	0.5	
VOL	Low-level output voltage	Bus	I _{OL} = 48 mA,	V _{CC} = MIN	$T_A = -55^{\circ}C$ and $25^{\circ}C$ (SN55')		0.35	0.5		0.35	0.5	V
					$T_A = 25^{\circ}C (SN55')$		0.35	0.5		0.35	0.5	
lį	Input current at maximum input voltage	Terminal	V _I = 5.5 V,	V _{CC} = MAX			0.2	100		0.2	100	μΑ
ΊΗ	High-level input current	Terminal	V _I = 2.7 V,	$V_{CC} = MAX$			0.1	20		0.1	20	μА
Iμ	Low-level input current	and control inputs	V _I = 0.5 V,	V _{CC} = MAX			-30	-100		-10	-100	μΑ
V	Voltage at CDID I/O part	•	Driver disabled,	$I_{I(bus)} = 0$		2.5	3	3.7	2.5	3	3.7	V
V _{I/O}	Voltage at GPIB I/O port		$V_{CC} = 5 V (SN55')$	I _{I(bus)} = -12 mA			-1.5				-1.5	V
				$V_{I(bus)} = -1.5$		- 1.3			- 1.3			
				V _{I(bus)} = 0.4	V to 2.5 V	0		- 3.2	0		- 3.2	
I _{I/O}	Current into GPIB I/O port	Power on	Driver disabled, VCC = 5 V (SN55')	V _{I(bus)} = 2.5	V to 3.7 V			2.5 - 3.2			2.5 - 3.2	mA
" "	·			$V_{I(bus)} = 3.7$	V to 5 V	0		2.5	0		2.5	
				V _{I(bus)} = 5 V	to 5.5 V	0.7		2.5	0.7		2.5	
		Power off	V _{CC} = 0	$V_{I(bus)} = 0$ to	2.5 V			40			40	μΑ
IOS§	Short-circuit output current	Terminal	V _{CC} = MAX			- 15	- 35	- 75	- 15	- 35	- 75	mA
1083	Short-circuit output current	Bus	VCC - WAX			- 25	- 50	- 125	- 25	- 50	- 125	ША
ICC	Supply current		No load,	TE and DC lov	w, $V_{CC} = MAX$		55	90		55	75	mA
C _{I/O}	GPIB I/O port capacitance		$V_{CC} = 0 \text{ to } 5 \text{ V},$	$V_{I/O} = 0 \text{ to } 2$	/, f = 1 MHz		30			30		pF

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at V_{CC} = 5 V, T_A = 25°C. § V_{OH} and I_{OS} apply to 3-state outputs only.

SN55ALS161, SN75ALS161 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS

SLLS019D - JUNE 1986 - REVISED MAY 1995

SN55ALS161 switching characteristics, V_{CC} = 5 V and C_L = 50 pF (unless otherwise noted)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	T _A †	MIN 7	гүр‡	MAX	UNIT
tpLH	Propagation delay time,				25°C		10	17	
'PLN	low- to high-level output	Terminal	Ferminal Bus (Except SRQ, NDAC, and NRFD)	See Figure 1	Full range			20	ns
tPHL	Propagation delay time,				25°C		10	14	
TIIL	high- to low-level output				Full range			16	
tPLH	Propagation delay time,				25°C			25	
1 []	low- to high-level output	Terminal	Bus (NRFD,	See Figure 2	Full range			30	ns
tPHL	Propagation delay time,		SRQ, NDAC)		25°C		10	14	
1111	high- to low-level output				Full range			16	
^t PLH	Propagation delay time,				10	15			
1 L11	low- to high-level output	Bus	Terminal	See Figure 2	Full range			18	ns
tPHL	Propagation delay time,				25°C		10	15	
11112	high- to low-level output				Full range			18	
^t PZH	Output enable time to high level				25°C		20	30	
1 211					Full range			41	ns
tPHZ	Output disable time from high		D (ATN)		25°C		8	14	
TIL	level	TE or DC	Bus (ATN, REN, IFC, and DAV)	See Figure 3	Full range			16	
t _{PZL}	Output enable time to low level			Ĭ	25°C		16	28	
'FZL]			Full range			34	
tPLZ	Output disable time from low				25°C		10	19	
1F LZ	level				Full range			24	
tPZH	Output enable time to high level				25°C		24	30	
чесп	- Carpar shadis time to high level				Full range			48	}
t _{PHZ}	Output disable time from high				25°C		13	19	
PUZ	level	TE or DC	Bus (EOI)	See Figure 3	Full range			25	ns
tPZL	Output enable time to low level,	12 0. 20	240 (20.)	l coorigator	25°C		21	35	1.0
TZL					Full range			43	
tPLZ	Output disable time from low				25°C		13	20	
'FLZ	level				Full range			27	
^t PZH	Output enable time to high level				25°C		24	36	
чи	- Calput shable time to high level				Full range			50	
^t PHZ	Output disable time from high				25°C		12	20	
·F172	level	TE or DC	Terminal	See Figure 4	Full range			33	ns
tPZL	Output enable time to low level		10	300 1 19410 4	25°C		20	34	
'FZL	Ca.pat Gradio arrio to low lovol				Full range			41	
tPLZ	Output disable time from low				25°C		13	24	
·r LZ	level				Full range			35	

[†] Full range is −55°C to 125°C.




[‡] All typical values are at $V_{CC} = 5 \text{ V}$.

SLLS019D - JUNE 1986 - REVISED MAY 1995

SN75ALS161 switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5 \text{ V}$

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low- to high-level output	Terminal	Bus	C _L = 30 pF,		10	20	ns
tPHL	Propagation delay time, high- to low-level output	reminai		See Figure 1		12	20	
^t PLH	Propagation delay time, low- to high-level output	Bus	Terminal	C _L = 30 pF,		5	10	20
tPHL	Propagation delay time, high- to low-level output	bus		See Figure 2		7	14	ns
^t PZH	Output enable time to high level		Bus (ATN, EOI,				30	
^t PHZ	Output disable time from high level	TE or DC		C _L = 15 pF, See Figure 3			20	ns
tPZL	Output enable time to low level	TE OI DC	REN, IFC, and DAV)				45	115
tPLZ	Output disable time from low level		,				20	
^t PZH	Output enable time to high level						30	
tPHZ	Output disable time from high level	TE or DC	Terminal	$C_L = 15 pF$,			25	20
tPZL	Output enable time to low level	TE OF DC	Temilia	See Figure 4			30	ns
tPLZ	Output disable time from low level						25	

[†] All typical values are at T_A = 25°C.




[] denotes the SN55ALS161 military test conditions.

NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O = 50 \Omega$.

Figure 1. Terminal-to-Bus Load Circuit and Voltage Waveforms






[] denotes the SN55ALS161 military test conditions.

NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{f} \leq$ 6 ns, $t_{O} = 50 \Omega$.

Figure 2. Bus-to-Terminal Load Circuit and Voltage Waveforms




[] denotes the SN55ALS161 military test conditions.

NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_O = 50 \Omega$.

Figure 3. Bus Load Circuit and Voltage Waveforms




[] denotes the SN55ALS161 military test conditions.

NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns, $t_{\Gamma} \leq$

Figure 4. Terminal Load Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS



TERMINAL OUTPUT VOLTAGE

VS **BUS INPUT VOLTAGE** $V_{CC} = 5 V$ No Load 3.5 T_A = 25°C V_O - Terminal Output Voltage - V 3 2.5 2 V_{IT} + VIT -1.5 1 0.5 0 l 1 1.2 1.4 1.6 1.8 0.4 0.6 8.0 VI - Bus Input Voltage - V

Figure 7

TYPICAL CHARACTERISTICS





Figure 8



GPIB I/O BUS
LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT





Figure 9





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated