
- Meets IEEE Standard 488-1978 (GPIB)
- 8-Channel Bidirectional Transceiver
- **Designed to Implement Control Bus** Interface
- **Designed for Multicontrollers**
- **High-Speed Advanced Low-Power Schottky** Circuitry
- Low-Power Dissipation . . . 46 mW Max per Channel
- Fast Propagation Times . . . 20 ns Max
- **High-Impedance PNP Inputs**
- Receiver Hysteresis . . . 650 mV Typ
- **Bus-Terminating Resistors Provided on Driver Outputs**
- No Loading of Bus When Device Is Powered Down ($V_{CC} = 0$)
- Power-Up/Power-Down Protection (Glitch Free)


description

The SN75ALS162 eight-channel general-purpose interface bus (GPIB) transceiver is a monolithic, high-speed, advanced low-power Schottky process device designed to provide the bus-management and data-transfer signals between operating units of a multiple-controller instrumentation system. When combined with the SN75ALS160 octal bus transceiver, the SN75ALS162 provides the complete 16-wire interface for the IEEE 488 bus.

The SN75ALS162 features eight driver-receiver pairs connected in a front-to-back configuration to form input/output (I/O) ports at both the bus and terminal sides. The direction of data through these driver-receiver pairs is determined by the DC, TE, and SC enable signals. The SC input allows the REN and IFC transceivers to be controlled independently.



DW PACKAGE (TOP VIEW)



NC-No internal connection

The driver outputs (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when $V_{CC} = 0$. The drivers are designed to handle loads up to 48 mA of sink current. Each receiver features pnp transistor inputs for high input impedance and hysteresis of 400 mV minimum for increased noise immunity. All receivers have 3-state outputs to present a high impedance to the terminal when

The SN75ALS162 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN75ALS162 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

SLLS020C - JUNE 1986 - REVISED MAY 1995

RECEIVE/TRANSMIT FUNCTION TABLE

CONTROLS				BUS-MANAGEMENT CHANNELS				DATA-TRANSFER CHANNELS			
SC	DC	TE	ATN†	ATN†	SRQ	REN	IFC	EOI	DAV	NDAC	NRFD
				(controll	ed by DC)	(controlle	ed by SC)		(cc	ntrolled by	TE)
	Н	Н	Н	R	т			Т	т	R	R
	Н	Н	L	K	'			R	'	IX.	K
	L	L	Н	т	R			R	R	т	_
	L	L	L	'	ı K			T	K	ı	'
	Н	L	Х	R	Т			R	R	Т	Т
	L	Н	Х	Т	R			Т	Т	R	R
Н						Т	Т				
L						R	R				

H = high level, L = low level, R = receive, T = transmit, X = irrelevant


Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.

CHANNEL IDENTIFICATION TABLE

NAME	IDENTITY	CLASS						
DC	Direction Control							
TE	Talk Enable	Control						
sc	System Control							
ATN	Attention							
SRQ	Service Request							
REN	Remote Enable	Bus Management						
IFC	Interface Clear							
EOI	End or Identify							
DAV	Data Valid							
NDAC	No Data Accepted	Data Transfer						
NRFD	Not Ready for Data							

[†] ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.


logic symbol†




- [†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
- ∇ Designates 3-state outputs

Pin numbers shown are for the N package.

logic diagram (positive logic)



schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage, V _I	
Low-level driver output current, I _{OL}	100 mA
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stq}	– 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to network ground terminal.



DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR	T _A = 70°C POWER RATING		
DW	1350 mW	10.8 mW/°C	864 mW		
N	1700 mW	13.6 mW/°C	1088 mW		

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
High-level input voltage, VIH		2			V
Low level input voltage, V _{IL}				0.8	V
High level output output	Bus ports with 3-state outputs			- 5.2	mA
High-level output current, IOH	Terminal ports			- 800	μΑ
Law law law at a second as the	Bus ports			48	A
Low-level output current, IOL	Terminal ports			16	mA
Operating free-air temperature, T _A				70	°C

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS			TYP [†]	MAX	UNIT	
VIK	Input clamp voltage		I _I = -18 mA		- 0.8	-1.5	V		
V _{hys}	Hysteresis voltage (V _{IT+} - V _{IT-})	Bus				0.65		V	
VOH [‡]	High-level output voltage	Terminal	Ι _{ΟΗ} = -800 μΑ		2.7	3.5		V	
VOH+	r ligh-level output voltage	Bus	$I_{OH} = -5.2 \text{ mA}$			3.3		v	
Voi	Low-level output voltage	Terminal	I _{OL} = 16 mA			0.3	0.5	V	
VOL	Low-level output voltage	Bus	I _{OL} = 48 mA			0.35	0.5	V	
lį	Input current at maximum input voltage	Terminal	V _I = 5.5 V			0.2	100	μΑ	
lιΗ	High-level input current	Terminal and	V _I = 2.7 V			0.1	20	μΑ	
I _I L	Low-level input current	control inputs	V _I = 0.5 V	V _I = 0.5 V		-10	-100	μΑ	
Vuon v	Voltage at bus port		Driver disabled	$I_{I(bus)} = 0$	2.5	3.0	3.7	V	
VI/O(bus)	voltage at bus port			$I_{I(bus)} = -12 \text{ mA}$			-1.5	v	
	Current into bus port	Power on	Driver disabled	$V_{I(bus)} = -1.5 \text{ V to } 0.4 \text{ V}$	-1.3			mA	
				$V_{I(bus)} = 0.4 \text{ V to } 2.5 \text{ V}$	0		- 3.2		
I _{I/O(bus)}				$V_{I(bus)} = 2.5 \text{ V to } 3.7 \text{ V}$			+ 2.5 - 3.2		
., 0 (000)				V _{I(bus)} = 3.7 V to 5 V	0		2.5		
				V _{I(bus)} = 5 V to 5.5 V	0.7		2.5		
		Power off	$V_{CC} = 0$,	V _{I(bus)} = 0 to 2.5 V			- 40	μА	
loo	Short-circuit output	Terminal			-15	- 35	-75	mA	
los	current	Bus			- 25	- 50	-125		
Icc	Supply current		No load,	TE, DC, and SC low		55	75	mA	
C _{I/O(bus)}	Bus-port capacitance		$V_{CC} = 0$ to 5 V,	$V_{I/O} = 0 \text{ to } 2 \text{ V, f} = 1 \text{ MHz}$		30		pF	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$. ‡ V_{OH} applies to 3-state outputs only.




switching characteristics over recommended range of operating free-air temperature, $V_{CC} = 5 \text{ V}$

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN TYP†	MAX	UNIT
tPLH	Propagation delay time, low- to high-level output	Torminal	Bus	C _L = 30 pF, See Figure 1	10	20	ns
tPHL	Propagation delay time, high- to low-level output	Terminal			12	20	
^t PLH	Propagation delay time, low- to high-level output	Bus	Terminal	C _L = 30 pF, See Figure 2	5	10	
^t PHL	Propagation delay time, high- to low-level output	Dus			7	14	ns
^t PZH	Output enable time to high level		Bus (ATN, EOI, REN, IFC, and DAV)	C _L = 15 pF, See Figure 3		30	ns
tPHZ	Output disable time from high level	TE, DC, or SC				20	
tPZL	Output enable time to low level	12, 00, 0130				45	
tPLZ	Output disable time from low level					20	
^t PZH	Output enable time to high level					30	
^t PHZ	Output disable time from high level	TE, DC, or SC	Terminal	C _L = 15 pF, See Figure 4		25	
t _{PZL}	Output enable time to low level] 12, 50, 6130				30	ns
tPLZ	Output disable time from low level					25	

[†] All typical values are at $T_A = 25$ °C.

PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns, $t_{\Gamma} \leq$

Figure 1. Terminal-to-Bus Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_L includes probe and jig capacitance.


B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns, $t_{\Gamma} \leq$

Figure 2. Bus-to-Terminal Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT



VOLTAGE WAVEFORMS


NOTES: A. C_L includes probe and jig capacitance.


B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 or $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns, $t_{\Gamma} \leq$ 9

Figure 3. Bus Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION






VOLTAGE WAVEFORMS


NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns, $t_{\Gamma} \leq$ 9 ns, $t_{\Gamma} \leq$ 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 1 ns, $t_{\Gamma} \leq$

Figure 4. Terminal Load Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS






TERMINAL OUTPUT VOLTAGE


BUS INPUT VOLTAGE $V_{CC} = 5 V$ No Load 3.5 T_A = 25°C V_O - Terminal Output Voltage 3 2.5 2 VIT + VIT -1.5 1 0.5 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 V_I - Bus Input Voltage - V


Figure 7




TYPICAL CHARACTERISTICS









IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated