

SN75ALS053 QUADRUPLE FUTUREBUS TRANSCEIVER

SLLS034B – JANUARY 1988 – REVISED MAY 1995

- High-Speed Quadruple Transceiver
- Meets or Exceeds Requirements of IEEE Std. 896.1 – 1987
- Drives Load Impedances as Low as 10 Ω
- High-Speed Advanced Low-Power Schottky Circuits
- Low Power Dissipation . . . 81 mW Max per Channel
- High-Impedance PNP Inputs
- BTL™ Logic Level 1-V Bus Swing Reduces Power Consumption
- Low Bus-Port Capacitance
- Power-Up/Power-Down Protection (Glitch Free)
- Open-Collector Driver Outputs Allows Wired-OR Connections
- Multiple Bus Channel Ground Returns to Reduce Channel Noise Interference
- Designed to be a Faster, Lower Power Functional Equivalent of the National Semiconductor DS3893

description



The SN75ALS053 is a four-channel, monolithic, high-speed, advanced low-power Schottky device designed for two-way data communication in a densely populated backplane. The SN75ALS053 has independent driver input (Dn) and receiver output (Rn) pins and separate driver and receiver disables. This transceiver is designed for use in high-speed bus systems and is similar to the SN75ALS057 transceiver except that the trapezoidal feature has been eliminated to speed up the propagation delays.

These transceivers feature open-collector driver outputs, each with a series Schottky diode to reduce capacitive loading to the bus. By using a 2-V pullup on the bus, the output signal swing will be approximately 1 V, which reduces the power necessary to drive the bus load capacitance. The driver outputs are capable of driving an equivalent dc load of as low as 10 Ω .

The receivers have a precision threshold set by an internal bandgap reference to give accurate input thresholds over V_{CC} and temperature variations.

These transceivers are compatible with Backplane Transceiver Logic (BTL™) technology at significantly reduced power dissipation per channel.

The SN75ALS053 is characterized for operation from 0° to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

BTL and DS3893 are trademarks of National Semiconductor Corporation.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1995, Texas Instruments Incorporated

SN75ALS053 QUADRUPLE FUTUREBUS TRANSCEIVER

SLLS034B – JANUARY 1988 – REVISED MAY 1995


FUNCTION TABLE
TRANSMIT/RECEIVE

CONTROLS		CHANNELS	
TE	\overline{RE}	D→B	B→R
L	L	D	R
L	H	D	D
H	L	T	R
H	H	T	D

H = high level, L = low level, R = receive,
T = transmit, D = disable


Direction of data transmission is from Dn to Bn,
direction of data reception is from Bn to Rn.

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC} (see Note 1)	6 V
Control input voltage, V_I	5.5 V
Driver input voltage, V_I	5.5 V
Driver output voltage, V_O	2.5 V
Receiver input voltage, V_I	2.5 V
Receiver output voltage, V_O	5.5 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A	0°C to 70°C
Storage temperature range, T_{stg}	-65°C to 150°C
Case temperature for 10 seconds, T_C : FN package	260°C
Lead temperature 1,6 mm (1/16 in) from case for 10 seconds: N package	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Voltage values are with respect to network ground terminal.

SN75ALS053 QUADRUPLE FUTUREBUS TRANSCEIVER

SLLS034B – JANUARY 1988 – REVISED MAY 1995

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING
FN	1400 MW	11.2 MW/°C	896 MW
N	1150 MW	9.2 MW/°C	736 mW

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V_{CC}	4.75	5	5.25	V
High-level driver and control input voltage, V_{IH}	2			V
Low-level driver and control input voltage, V_{IL}			0.8	V
Bus termination voltage	1.9		2.1	V
Operating free-air temperature, T_A	0		70	°C

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IK}	Input clamp voltage at Dn, DE, or \overline{RE}	$I_I = -18 \text{ mA}$			-1.5	V
V_{IT}	Receiver input threshold voltage at Bn		1.426		1.674	V
V_{OH}	High-level output voltage at Rn	Bn at 1.2 V, \overline{RE} at 0.8 V, $I_{OH} = -1 \text{ mA}$	2.5			V
V_{OL}	Low-level output voltage	Rn	Bn at 2 V, \overline{RE} at 0.8 V, $I_{OL} = 20 \text{ mA}$		0.5	V
		Bn	Dn at 2.4 V, $V_L = 2 \text{ V}$, TE at 2.4 V, $R_L = 10 \Omega$ See Figure 1,	0.75	1.2	
I_{IH}	High-level input current	Dn, TE or \overline{RE}	$V_I = V_{CC}$		40	μA
		Bn	$V_I = 2 \text{ V}$, Dn at 0.8 V, $V_{CC} = 0 \text{ or } 5.25 \text{ V}$, TE at 0.8 V		100	
I_{IL}	Low-level input current at Dn, TE or \overline{RE}	$V_I = 0.4 \text{ V}$			-400	μA
I_{OS}	Short-circuit output at Rn	Rn at 0 V, Bn at 1.2 V, \overline{RE} at 0.8 V	-70		-200	mA
I_{CC}	Supply current				65	mA
$C_{O(B)}$	Driver output capacitance	$V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$		6.5		pF



switching characteristics over recommended ranges of supply voltage and operating free-air temperature

driver

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
t _{PLH} Propagation delay time low-to-high-level output	Dn	Bn	TE at 3 V, V _L = 2 V, See Figure 2	2	7	ns
t _{PHL} Propagation delay time high-to-low-level output				2	7	
t _{PLH} Propagation delay time low-to-high-level output	Dn	Bn	Dn at 3 V, V _L = 2 V, See Figure 2	2	7	ns
t _{PHL} Propagation delay time high-to-low-level output				2	7	
t _{TLH} Transition time, low-to-high-level output	Dn	Bn	TE at 3 V, V _L = 2 V, See Figure 2	0.5	5	ns
t _{THL} Transition time, high-to-low-level output				0.5	5	
Skew between driver channels †	Dn	Bn	TE at 3 V, V _L = 2 V		1	ns

receiver

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
t _{PLH} Propagation delay time, low-to-high-level output	Bn	Rn	\overline{RE} at 0.3 V, TE at 0.3 V	2	8	ns
t _{PHL} Propagation delay time, high-to-low-level output				2	8	
t _{PLZ} Output disable time from low level	\overline{RE}	Rn	Bn at 2 V, C _L = 5 pF, TE at 0.3 V, R _{L1} = 500 Ω, V _L = 5 V, See Figure 4		6	ns
t _{PZL} Output enable time to low level	\overline{RE}	Rn	Bn at 2 V, C _L = 5 pF, TE at 0.3 V, R _{L1} = 500 Ω, V _L = 5 V, See Figure 4		12	ns
t _{PHZ} Output disable time from high level	\overline{RE}	Rn	Bn at 1 V, C _L = 5 pF, TE at 0.3 V, R _{L1} = 500 Ω, V _L = 0, See Figure 4		6	ns
t _{PZH} Output enable time to high level	\overline{RE}	Rn	Bn at 1 V, C _L = 5 pF, TE at 0.3 V, R _{L1} = 500 Ω, V _L = 0, See Figure 4		12	ns
Skew between receiver channels †	Bn	Rn	\overline{RE} at 0.3 V, TE at 0.3 V		1	ns

† Skew is the difference between the propagation delay time (t_{PLH} or t_{PHL}) of one receiver channel and that same propagation delay time of any other receiver channel. It applies for both t_{PLH} and t_{PHL}.

SN75ALS053 QUADRUPLE FUTUREBUS TRANSCEIVER

SLLS034B – JANUARY 1988 – REVISED MAY 1995

PARAMETER MEASUREMENT INFORMATION






Figure 1. Driver Low-Level-Output-Voltage Test Circuit



NOTE: $t_r = t_f \leq 5$ ns from 10% to 90%


Figure 2. Driver Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION



NOTE: $t_r = t_f \leq 10$ ns from 10% to 90%

Figure 3. Receiver Test Circuit and Voltage Waveforms



NOTE: $t_r = t_f \leq 5$ ns from 10% to 90%

Figure 4. Test Circuit and Voltage Waveforms From \overline{RE} to R_n

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.