SLLS051C - JULY 1990 - REVISED MARCH 1997

- Meets ANSI EIA/TIA-232-E and ITU Recommendation V.28
- Very Low Supply Current
- Sleep Mode:
 3-State Outputs in High-Impedance State Ultra-Low Supply Current . . . 17 μA Typ
- Improved Functional Replacement for: SN75188, Motorola MC1488, National Semiconductor DS14C88, and DS1488
- CMOS- and TTL-Compatible Data Inputs
- On-Chip Slew-Rate Limit . . . 30 V/µs
- Output Current Limit . . . 10 mA Typ
- Wide Supply Voltage Range . . . ±4.5 V to ±15 V

description

The SN75C198 is a monolithic low-power BI-MOS device containing four low-power line drivers designed to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE) in conformance with the specifications of ANSI EIA/TIA-232-E. The drivers of the SN75C198 are similar to those of the SN75C188 quadruple driver. The drivers have a controlled-output slew rate that is limited to a maximum of 30 V/ μ s. This feature eliminates the need for external components.

The sleep-mode input, SM, can switch the outputs to high impedance, which avoids the transmission of corrupted data during power-up and allows significant system power savings during data-off periods.

The SN75C198 is characterized for operation from 0°C to 70°C.

| FUNCTION TABLE | | | | | | |
|----------------|--------|---|--------|--|--|--|
| I | INPUTS | | OUTPUT | | | |
| SM | Α | В | Y | | | |
| н | Н | Н | L | | | |
| н | L | Х | Н | | | |
| н | Х | L | Н | | | |
| L | Х | Х | Z | | | |
| U _ h | ich lo | | | | | |

H = high level, L = low level, X = irrelevant, Z = high impedance



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated



NOT RECOMMENDED FOR NEW DESIGNS

SLLS051C - JULY 1990 - REVISED MARCH 1997

logic symbol[†]



⁺ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. logic diagram (positive logic)





SLLS051C - JULY 1990 - REVISED MARCH 1997



schematics of inputs and outputs

All resistor values shown are nominal.



SLLS051C - JULY 1990 - REVISED MARCH 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

| Supply voltage, V _{CC+} (see Note 1) | 15 V |
|-----------------------------------------------------------------|---------------------------------------------------------------------------------|
| Supply voltage, V _{CC} | –15 V |
| Input voltage range, V ₁ | $\dots \dots -15$ V to 15 V |
| Output voltage range, VO | \dots V _{CC} ⁻ -6 V to V _{CC} ⁺ + 6 V |
| Continuous total power dissipation | See Dissipation Rating Table |
| Operating free-air temperature range, T _A : SN75C198 | 0°C to 70°C |
| Storage temperature range, T _{stg} | 65°C to 150°C |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | 260°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltages are with respect to the network ground terminal.

| DISSIPATION RATING TABLE | | | | | | | |
|--------------------------|---------------------------------------|------------------------------------------------|---------------------------------------|--|--|--|--|
| PACKAGE | $T_A \le 25^{\circ}C$ POWER RATING | DERATING FACTOR ABOVE T _A = 25°C | T _A = 70°C POWER RATING | | | | |
| D | 950 mW | 7.6 mW/°C | 608 mW | | | | |
| N | 1150 mW | 9.2 mW/°C | 730 mW | | | | |

recommended operating conditions

| | | MIN | NOM | MAX | UNIT | |
|------------------------------------------------|--------------------------------------------|--------------------|-----|------------------|------|--|
| Supply voltage, V _{CC+} | Supply voltage, V _{CC+} 4.5 12 15 | | 15 | V | | |
| Supply voltage, V _{CC} | | -15 | V | | | |
| Input voltage, VI (see Figure 2) | | V _{CC} -+ | 2 | V _{CC+} | V | |
| High-level input voltage, VIH | | 2 | | | V | |
| | A and B inputs | | | 0.8 | v | |
| | SM input | | | 0.6 | | |
| Operating free-air temperature, T _A | | 0 | | 70 | °C | |



SLLS051C - JULY 1990 - REVISED MARCH 1997

| PARAMETER | | TEST CONDITIONS | | | MIN | түр† | MAX | UNIT | |
|-----------------|------------------------------------------------------|--------------------------------------------------------------------|------------------------------------------------|--------------------------------------------|------|------|-------|------|--|
| ∨он | High-level output voltage | V _{IH} = 0.8 V, | | $V_{CC\pm} = \pm 5 V$ | 4 | | | V | |
| | | | RL = 3 K2 | $V_{CC\pm} = \pm 12 V$ | 10 | | | 1 | |
| Vei | Low lovel output veltage (and Note 2) | V _{IH} = 2 V, | $R_L = 3 k\Omega$ | $V_{CC\pm} = \pm 5 V$ | | | -4 | v | |
| VOL | Low-level output voltage (see Note 2) | | | $V_{CC\pm} = \pm 12 V$ | | | -10 | | |
| ЧΗ | High-level input current | V _I = 5 V | | | | | 10 | μA | |
| Ι _{ΙL} | Low-level input current | $V_{I} = 0 V$ | | | | | -10 | μA | |
| loz | High-impedance-state output current | | | $V_{O} = 12 V,$ $V_{CC\pm} = \pm 12 V$ | | | 100 | | |
| | | SIM at 0.6 V | | $V_{O} = -12 V,$ $V_{CC\pm} = \pm 12 V$ | | | -100 | μΑ | |
| IOS(H) | High-level short-circuit output current [‡] | V _I = 0.8 V, | $V_{I} = 0.8 V, V_{O} = 0 \text{ or } V_{CC-}$ | | -4.5 | -10 | -19.5 | mA | |
| IOS(L) | Low-level short-circuit output current [‡] | V _I = 2 V, | $V_{O} = 0 \text{ or } V_{CC+}$ | | 4.5 | 10 | 19.5 | mA | |
| r _o | Output resistance | $V_{CC\pm} = 0$, $V_O = -2 V$ to 2 V | | 300 | | | Ω | | |
| | Supply current from V _{CC+} | A and B inputs at 0.8 V or 2 V, No load | | $V_{CC\pm} = \pm 5 V$ | | 90 | 160 | μA | |
| | | | | $V_{CC\pm} = \pm 12 V$ | | 95 | 160 | | |
| | | A and B inputs at 0.8 V or 2 V, $R_L = 3 k\Omega$, SM at 0.6 V | | $V_{CC\pm} = \pm 5 V$ | | 40 | | | |
| | | | | $V_{CC\pm} = \pm 12 V$ | | 40 | | | |
| | Supply current from V _{CC} _ | A and B inputs at 0.8 V or 2 V, | | $V_{CC\pm} = \pm 5 V$ | | -90 | -160 | | |
| ICC- | | No load | | $V_{CC\pm} = \pm 12 V$ | | -95 | -160 | | |
| | | A and B input | ts <u>at 0</u> .8 V or 2 V, | $V_{CC\pm} = \pm 5 V$ | | -40 | | μΑ | |
| | | $R_L = 3 k\Omega$, SM at 0.6 V | | $V_{CC\pm} = \pm 12 V$ | | -40 | | | |

<u>ele</u>ctrical characteristics over recommended operating free-air temperature range, $V_{CC\pm} = \pm 12 V$, SM at 2 V (unless otherwise noted)

[†] All typical values are at $T_A = 25^{\circ}C$.

[‡] Not more than one output should be shorted at a time.

NOTE 2: The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only, e.g., if -10 V is a maximum, the typical value is a more negative voltage.

switching characteristics over recommended operating free-air temperature range, $V_{CC\pm}$ = ± 12 V (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | MIN | TYP [†] | MAX | UNIT |
|------------------|---------------------------------------------------------------|---------------------------------------------|---------------------------|------|------------------|-----|------|
| ^t PLH | Propagation delay time, low- to high-level output§ | | CL = 15 pF, | | | 3 | μs |
| ^t PHL | Propagation delay time, high- to low-level output§ | $R_1 = 3 k\Omega \text{ to } 7 k\Omega$ | | | | 3.5 | μs |
| ^t TLH | Transition time, low- to high-level $\operatorname{output}\P$ | See Figure 1 | | 0.53 | 1 | 3.2 | μs |
| ^t THL | Transition time, high- to low-level $\operatorname{output}\P$ | | | 0.53 | 1 | 3.2 | μs |
| ^t TLH | Transition time, low- to high-level output# | $R_L = 3 k\Omega$ to 7 k Ω , | C _L = 2500 pF, | | 1.5 | | μs |
| ^t THL | Transition time, high- to low-level output# | See Figure 2 | | | 1.5 | | μs |
| ^t PZH | Output enable time to high level | $R_L = 3 k\Omega$ to 7 k Ω , | C _L = 15 pF, | | | 50 | μs |
| ^t PHZ | Output disable time from high level | See Figure 3 | | | | 10 | μs |
| t _{PZL} | Output enable time to low level | $R_{L} = 3 k\Omega \text{ to } 7 k\Omega$, | C _L = 15 pF, | | | 15 | μs |
| t _{PLZ} | Output disable time from low level | See Figure 4 | | | | 10 | μs |
| SR | Output slew rate [#] | $R_L = 3 k\Omega$ to 7 k Ω , | C _L = 15 pF | 6 | 15 | 30 | V/µs |

[†] All typical values are at $T_A = 25^{\circ}C$.

§ tPHL and tPLH include the additional time due to on-chip slew rate and are measured at the 50% points.

¶ Measured between 10% and 90% points of output waveform

Measured between 3-V and -3-V points of output waveform



SLLS051C - JULY 1990 - REVISED MARCH 1997

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: $t_W = 25 \ \mu$ s, PRR = 20 kHz, Z_O = 50 Ω , $t_f = t_f \le 50$ ns. B. C_L includes probe and jig capacitance.

Figure 1. Test Circuit and Voltage Waveforms, Propagation and Transition Times



NOTES: A. The pulse generator has the following characteristics: $t_W = 25 \ \mu$ s, PRR = 20 kHz, $Z_O = 50 \ \Omega$, $t_f = t_f \le 50 \ ns$. B. CL includes probe and jig capacitance.

Figure 2. Test Circuit and Voltage Waveforms, Transition Times



NOTES: A. The pulse generator has the following characteristics: $t_W = 25 \ \mu$ s, PRR = 20 kHz, $Z_O = 50 \ \Omega$, $t_f = t_f \le 50 \ ns$. B. CL includes probe and jig capacitance.

Figure 3. Driver Test Circuit and Voltage Waveforms



SLLS051C - JULY 1990 - REVISED MARCH 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. The pulse generator has the following characteristics: $t_W = 25 \ \mu$ s, PRR = 20 kHz, $Z_O = 50 \ \Omega$, $t_r = t_f \le 50 \ ns$. B. CL includes probe and jig capacitance.

Figure 4. Driver Test Circuit and Voltage Waveforms



SLLS051C – JULY 1990 – REVISED MARCH 1997





SLLS051C - JULY 1990 - REVISED MARCH 1997





SLLS051C - JULY 1990 - REVISED MARCH 1997





SLLS051C - JULY 1990 - REVISED MARCH 1997





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated