SLLS117B - APRIL 1991 - REVISED MAY 1995

Three	Bidirectional	Transceivers

- Driver/Receiver Meets or Exceeds the Requirements of ANSI Standard RS-485 and ANSI Standard X3.131-1986 (SCSI)
- High-Speed Advanced Low-Power Schottky Circuitry
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Wide Positive and Negative Input/Output Bus Voltages Ranges ... –7 V to 12 V
- Driver Output Capacity . . . ±60 mA
- Driver Positive and Negative Current Limiting
- Thermal Shutdown Protection
- Receiver Input Sensitivity . . . ±200 mV Max
- Receiver Input Impedance . . . 12 kΩ Min
- Receiver Input Hysteresis . . . 50 mV Typ
- Operates From a Single 5-V Supply
- Low Supply-Current Requirements 72 mA Max
- Glitch-Free Power-up and Power-Down
  Protection

#### description

The SN75ALS1711 triple differential bus transceiver is a monolithic integrated circuit

DW		I PACKAGE P VIEW)
1R [	1	20 1B
1DE [	2	19 1 <u>A</u>
1D [	3	18 🛛 RE
GND [	4	17 CDE
GND [	5	16 🛛 V <sub>CC</sub>
2R [	6	15 🛛 2B
2DE [	7	14 🛛 2A
2D [	8	13 🛛 3B
3R [	9	12 🛛 3A
3DE [	10	11 3D

#### **Function Tables**

#### EACH DRIVER

INPUT	ENA	ABLES	OUT	PUTS					
D	DE	CDE	Α	В					
н	Н	Н	н	L					
L	н	н	L	н					
X	L	Х	Z	Z					
X	Х	L	Z	Z					

#### EACH RECEIVER

DIFFERENTIAL INPUTS A – B	ENABLE RE	OUTPUT R
V <sub>ID</sub> ≥ 0.2 V	L	Н
$V_{ID} = -0.2 \text{ V to } 0.2 \text{ V}$	L	?
V <sub>ID</sub> ≤ −0.2 V	L	L
X	н	Z
Open	L	Н

H = high level, L = low-level, ? = indeterminate, X = irrelevant, Z = high impedance (off)

designed for bidirectional data communication on multipoint bus transmission lines. It is designed for balanced transmission lines and meets ANSI Standard RS-485 and ANSI Standard X3.131-1986 (SCSI).


The SN75ALS1711 operates from a single 5-V power supply. The drivers and receivers have individual active-high and active-low enables, respectively, which can be externally connected together to function as a direction control. The driver differential output and the receiver differential input pairs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or  $V_{CC}$  is at 0. These ports feature wide positive and negative common-mode voltage ranges making the device suitable for party-line applications.

The SN75ALS1711 is characterized for operation from 0°C to 70°C.




SLLS117B – APRIL 1991 – REVISED MAY 1995


### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### schematics of inputs and outputs





All values are nominal.



SLLS117B - APRIL 1991 - REVISED MAY 1995

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> (see Note 1)	–0.5 V to 7 V
Enable input voltage range, V <sub>1</sub>	$\dots \dots $
Input voltage range, VI: Driver	–0.5 V to V <sub>CC</sub> + 0.5 V
Receiver	–9 V to 14 V
Output voltage range, V <sub>O</sub> : Driver	9 V to 14 V
Receiver	$-0.5 \text{ V}$ to $\text{V}_{\text{CC}}$ + 0.5 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.

DISSIPATION RATING TABLE								
PACKAGE	PACKAGE $T_A \le 25^{\circ}C$ DERATING FACTOR POWER RATING ABOVE $T_A = 25^{\circ}C$ POWER RATING P							
DW	1125 mW	9.0 mW/°C	720 mW					
Ν	1150 mW	9.2 mW/°C	736 mW					

#### recommended operating conditions

		MIN	TYP	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
Common-mode input voltage at ar	y bus terminal, V <sub>IC</sub> (see Note 2)	-7‡		12	V
High-level input voltage, VIH	D, DE, RE, CDE	2			V
Low-level input voltage, VIL	D, DE, RE, CDE			0.8	V
High lovel output ourrest love	Driver			-60	mA
High-level output current, IOH	Receiver			-400	μA
Low-level output current, IOI	Driver			60	mA
	Receiver			5 5.25 12 0.8 -60 -400	ША
Operating free-air temperature, TA		0		70	°C

<sup>+</sup> The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

NOTE 2: Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.



SLLS117B - APRIL 1991 - REVISED MAY 1995

### **DRIVER SECTION**

#### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP†	MAX	UNIT
VIK	Input clamp voltage	lı = – 18 mA				-1.5	V
VO	Output voltage	IO = 0		0		6	V
V <sub>OD1</sub>	Differential output voltage	l <sub>O</sub> = 0		1.5		5	V
V <sub>OD2</sub>	Differential output voltage	R <sub>L</sub> = 54 Ω,	See Figure 1	1.5		5	V
V <sub>OD3</sub>	Differential output voltage	See Note 3 and F	igure 2	1.5		5	V
$\Delta  V_{OD} $	Change in magnitude of differential output voltage <sup>‡</sup>	R <sub>L</sub> = 54 Ω,	See Figure 1			±0.2	V
Voc	Common-mode output voltage	R <sub>L</sub> = 54 Ω,	See Figure 1			3 -1	V
$\Delta  V_{OC} $	Change in magnitude of common-mode output voltage‡	R <sub>L</sub> = 54 Ω,	See Figure 1			±0.2	V
	High impodence state output surrent	Output disabled,	V <sub>O</sub> = 12 V			1	<b>m</b> A
loz	High-impedance state output current	V <sub>CC</sub> = 5.25 V	V <sub>O</sub> = 7 V			-0.8	mA
IIН	High-level input current, DE, EN, CDE	V <sub>IH</sub> = 2.4 V				20	μA
۱ <sub>IL</sub>	Low-level input current, DE, EN, CDE	V <sub>IL</sub> = 0.4 V				-200	μA
		V <sub>O</sub> = 12 V				-250	~
los	Short-circuit output current	V <sub>O</sub> = 7 V				250	mA
	Supply autropt	No load	Outputs enabled		48	72	<b>m</b> A
ICC	Supply current	INU IUAU	Outputs disabled		30	48	mA

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C. <sup>‡</sup> $\Delta$ |V<sub>OD</sub>| and  $\Delta$ |V<sub>OC</sub>| are the changes in magnitude of V<sub>OD</sub> and V<sub>OC</sub>, respectively, that occur when the input is changed from a high level to a low level.

NOTE 3: This applies for both power on and off; refer to ANSI Standard RS-485 for exact conditions.

### switching characteristics, V<sub>CC</sub> = 5 V $\pm$ 5%, T<sub>A</sub> = 25°C

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Differential propagation delay time, low- to high-level output	RL = 54 Ω,	C <sub>L</sub> = 100 pF,	8	13	22	20
<sup>t</sup> PHL	Differential propagation delay time, high- to low-level output	See Figure 3		8	15	22	ns
<sup>t</sup> PZH	Output enable time to high level		S1 open,	30	50	60	
<sup>t</sup> PHZ	Output disable time from high level	R <sub>L</sub> = 110 Ω,	S2 closed	4	16	30	
<sup>t</sup> PZL	Output enable time to low level	See Figure 4	S1 closed,	16	26	45	ns
<sup>t</sup> PLZ	Output disable time from low level		S2 open	4	8	20	



SLLS117B - APRIL 1991 - REVISED MAY 1995

### **RECEIVER SECTION**

#### electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST C	ONDITIONS	MIN	түр†	MAX	UNIT
$V_{IT+}$	Positive-going input threshold voltage	V <sub>O</sub> = 2.7 V,	$I_{O} = -0.4 \text{ mA}$			0.2	V
VIT-	Negative-going input threshold voltage	V <sub>O</sub> = 0.5 V,	I <sub>O</sub> = 4 mA	-0.2‡			V
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT</sub> _)				50		mV
VIK	Input clamp voltage, RE	lı = 18 mA				-1.5	V
VOH	High-level output voltage	$I_{OH} = -0.4 \text{ mA}$		2.4			V
VOL	Low-level output voltage	$I_{OL} = 4 \text{ mA}$				0.5	V
I <sub>OZ</sub>	High-impedance-state output current	V <sub>CC</sub> = 5.25 V,	$V_{O}$ = 0.4 V to 2.4 V			±20	μA
I.		Other input at 0,	V <sub>I</sub> = 12 V			1	mA
łį	Line input current	outor input at o,	V <sub>I</sub> = 7 V			-0.8	mA
Ι <sub>ΙΗ</sub>	High-level input current, RE	VIH = 2.4 V				20	μA
۱ <sub>IL</sub>	Low-level input current, RE	V <sub>IL</sub> = 0.4 V				-200	μA
r <sub>i</sub>	Input resistance			12			kΩ
IOS	Short-circuit output current§	V <sub>O</sub> = 0		-15		-130	mA
100	Supply surrent	Noload	Outputs enabled		48	72	<b>m</b> A
ICC	Supply current	No load	Outputs disabled		30	48	mA

 <sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.
 <sup>‡</sup> The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

§ Not more than one output should be shorted at one time.

NOTE 3: This applies for both power on and off; refer to ANSI Standard RS-485 for exact conditions.


### switching characteristics, V\_{CC} = 5 V $\pm$ 5%, T\_A = 25°C

-							
PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low- to high-level output			13	20	37	20
<sup>t</sup> PHL	Propagation delay time, high- to low-level output	See Figures 5 and 6		13	20	37	ns
<sup>t</sup> PZH	Output enable time to high level		S1 to 1.5 V, S2 open,	3	9	20	
<sup>t</sup> PHZ	Output disable time from high level	Coo Figuroo 5 and 7	S2 open, S3 closed	8	15	22	
<sup>t</sup> PZL	Output enable time to low level	See Figures 5 and 7	S1 to – 1.5 V, S2 closed,	5	10	20	ns
<sup>t</sup> PZL	Output enable time to low level		S2 closed, S3 open	5	9	16	



SLLS117B – APRIL 1991 – REVISED MAY 1995





NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  10 ns, t<sub>f</sub>  $\leq$  10 ns.

B.  $C_L$  includes probe and jig capacitance.


C. Each enable is tested separately.

D. Output 1 and output 2 are outputs with internal conditions such that the output is low or high except when disabled by the output control.





SLLS117B - APRIL 1991 - REVISED MAY 1995



## PARAMETER MEASUREMENT INFORMATION

NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  10 ns, t<sub>f</sub>  $\leq$  10 ns. B. C<sub>L</sub> includes probe and jig capacitance.

Figure 6. Receiver Enable/Disable Times



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated