

# SN55173, SN65173, SN75173 QUADRUPLE DIFFERENTIAL LINE RECEIVERS

SLLS144D – OCTOBER 1980 – REVISED APRIL 1998


- Meet or Exceed the Requirements of TIA/EIA-422-B, TIA/EIA-423-B, and TIA/EIA-485-A and ITU Recommendations V.10, V.11, X.26, and X.27
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common-Mode Input Voltage Range of  $-12\text{ V}$  to  $12\text{ V}$
- Input Sensitivity  $\pm 200\text{ mV}$
- Input Hysteresis  $50\text{ mV Typ}$
- High Input Impedance  $12\text{ k}\Omega\text{ Min}$
- Operate From Single  $5\text{-V}$  Supply
- Low Power Requirements
- Plug-In Replacement for AM26LS32

## description


The SN55173, SN65173, and SN75173 are monolithic quadruple differential line receivers with 3-state outputs. They are designed to meet the requirements of TIA/EIA-422-B, TIA/EIA-423-B, TIA/EIA-485-A, and several ITU recommendations. The standards are for balanced multipoint bus transmission at rates up to 10 megabits per second. The four receivers share two OR enable inputs, one active when high, the other active when low. These devices feature high input impedance, input hysteresis for increased noise immunity, and input sensitivity of  $\pm 200\text{ mV}$  over a common-mode input voltage range of  $-12$  to  $12\text{ V}$ . Fail-safe design specifies that if the inputs are open circuited, the outputs are always high. The SN65173 and SN75173 are designed for optimum performance when used with the SN75172 or SN75174 quad differential line drivers.

The SN55173 is characterized over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . The SN65173 is characterized for operation from  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ . The SN75173 is characterized for operation from  $0^\circ\text{C}$  to  $70^\circ\text{C}$ .

SN55173 . . . J PACKAGE  
SN65173, SN75173 . . . D OR N PACKAGE  
(TOP VIEW)



SN55173 . . . FK PACKAGE  
(TOP VIEW)



NC—No internal connection

**THE SN55173 IS NOT RECOMMENDED  
FOR NEW DESIGNS.**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1998, Texas Instruments Incorporated

# SN55173, SN65173, SN75173 QUADRUPLE DIFFERENTIAL LINE RECEIVERS


SLLS144D – OCTOBER 1980 – REVISED APRIL 1998

**FUNCTION TABLE**  
(each receiver)

DIFFERENTIAL A-B	ENABLES		OUTPUT Y
	G	$\bar{G}$	
$V_{ID} \geq 0.2 V$	H	X	H
	X	L	H
$-0.2 V < V_{ID} < 0.2 V$	H	X	?
	X	L	?
$V_{ID} \leq -0.2 V$	H	X	L
	X	L	L
X	L	H	Z
Open circuit	X	L	H
	H	X	H

H = high level, L = low level, ? = indeterminate,  
X = irrelevant, Z = high impedance (off)

## logic symbol †




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for the D, J, and N packages.

# SN55173, SN65173, SN75173 QUADRUPLE DIFFERENTIAL LINE RECEIVERS


SLLS144D – OCTOBER 1980 – REVISED APRIL 1998

## logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

## schematics of inputs and outputs



# SN55173, SN65173, SN75173 QUADRUPLE DIFFERENTIAL LINE RECEIVERS

SLLS144D – OCTOBER 1980 – REVISED APRIL 1998

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage ( $V_I$ or B inputs)	$\pm 25$ V
Differential input voltage, $V_{ID}$ (see Note 2)	$\pm 25$ V
Enable input voltage, $V_I$	7 V
Low-level output current, $I_{OL}$	50 mA
Continuous total dissipation	See Dissipation Rating Table
Storage temperature range, $T_{stg}$	$-65^\circ\text{C}$ to $150^\circ\text{C}$
Case temperature for 60 seconds, $T_C$ : FK package	$260^\circ\text{C}$
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package	$260^\circ\text{C}$
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	$300^\circ\text{C}$

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.  
2. Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D	950 mW	7.6 mW/ $^\circ\text{C}$	608 mW	—
FK	1375 mW	11.0 mW/ $^\circ\text{C}$	880 mW	275 mW
J	1375 mW	11.0 mW/ $^\circ\text{C}$	880 mW	275 mW
N	1150 mW	9.2 mW/ $^\circ\text{C}$	736 mW	—

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	SN55173	4.5	5	5.5	V
	SN65173, SN75173	4.75	5	5.25	V
Common-mode input voltage, $V_{IC}$				$\pm 12$	V
Differential input voltage, $V_{ID}$				$\pm 12$	V
High-level enable-input voltage, $V_{IH}$		2			V
Low-level enable-input voltage, $V_{IL}$				0.8	V
High-level output current, $I_{OH}$				-400	$\mu\text{A}$
Low-level output current, $I_{OL}$				16	mA
Operating free-air temperature, $T_A$	SN55173	-55		125	$^\circ\text{C}$
	SN65173	-40		85	
	SN75173	0		70	



# SN55173, SN65173, SN75173 QUADRUPLE DIFFERENTIAL LINE RECEIVERS

SLLS144D – OCTOBER 1980 – REVISED APRIL 1998

## electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage	V <sub>O</sub> = 2.7 V,	I <sub>O</sub> = -0.4 mA			0.2	V
V <sub>IT-</sub>	Negative-going input threshold voltage	V <sub>O</sub> = 0.5 V,	I <sub>O</sub> = 16 mA	-0.2 <sup>‡</sup>			V
V <sub>hys</sub>	Hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )	See Figure 4			50		mV
V <sub>IK</sub>	Enable-input clamp voltage	I <sub>I</sub> = -18 mA				-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>ID</sub> = 200 mV,	I <sub>OH</sub> = -400 μA	SN55173		2.5	V
				SN65173, SN75173		2.7	V
V <sub>OL</sub>	Low-level output voltage	V <sub>ID</sub> = -200 mV,	See Figure 1	I <sub>OL</sub> = 8 mA		0.45	V
				I <sub>OL</sub> = 16 mA		0.5	
I <sub>OZ</sub>	High-impedance-state output current	V <sub>O</sub> = 0.4 V to 2.4 V				±20	μA
I <sub>I</sub>	Line input current	Other input at 0 V,	See Note 3	V <sub>I</sub> = 12 V		1	mA
				V <sub>I</sub> = -7 V		-0.8	
I <sub>IH</sub>	High-level enable-input current	V <sub>IH</sub> = 2.7 V				20	μA
I <sub>IL</sub>	Low-level enable-input current	V <sub>IL</sub> = 0.4 V				-100	μA
r <sub>i</sub>	Input resistance				12		kΩ
I <sub>OS</sub>	Short-circuit output current			-15		-85	mA
I <sub>CC</sub>	Supply current	Outputs disabled				70	mA

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>‡</sup> The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold voltage levels only.

NOTE 3: Refer to TIA/EIA-422-B and TIA/EIA-423-B for exact conditions.

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C



PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	V <sub>ID</sub> = -1.5 V to 1.5 V,			20	35	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	C <sub>L</sub> = 15 pF,	See Figure 1		22	35	ns
t <sub>pZH</sub>	Output enable time to high level	C <sub>L</sub> = 15 pF,	See Figure 2		17	22	ns
t <sub>pZL</sub>	Output enable time to low level	C <sub>L</sub> = 15 pF,	See Figure 3		20	25	ns
t <sub>PHZ</sub>	Output disable time from high level	C <sub>L</sub> = 5 pF,	See Figure 2		21	30	ns
t <sub>PLZ</sub>	Output disable time from low level	C <sub>L</sub> = 5 pF,	See Figure 3		30	40	ns



# SN55173, SN65173, SN75173 QUADRUPLE DIFFERENTIAL LINE RECEIVERS

SLLS144D – OCTOBER 1980 – REVISED APRIL 1998



## PARAMETER MEASUREMENT INFORMATION



[ ] represent voltages on the SN55173 only.

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_O = 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.

Figure 1.  $t_{PLH}$ ,  $t_{PHL}$  Test Circuit and Voltage Waveforms




[ ] represent voltages on the SN55173 only.

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_O = 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.  
 C. All diodes are 1N916 or equivalent.  
 D. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted input waveform to  $\overline{G}$ .

Figure 2.  $t_{PHZ}$ ,  $t_{PZH}$  Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_O = 50 \Omega$ .  
 B.  $C_L$  includes probe and jig capacitance.  
 C. All diodes are 1N916 or equivalent.  
 D. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted input waveform to  $\overline{G}$ .

Figure 3.  $t_{pZL}$ ,  $t_{pLZ}$  Test Circuit and Voltage Waveforms

# SN55173, SN65173, SN75173 QUADRUPLE DIFFERENTIAL LINE RECEIVERS

SLLS144D – OCTOBER 1980 – REVISED APRIL 1998

## TYPICAL CHARACTERISTICS†




Figure 4




Figure 5

† Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



TYPICAL CHARACTERISTICS†




Figure 6




Figure 7




Figure 8




Figure 9

† Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.

# SN55173, SN65173, SN75173 QUADRUPLE DIFFERENTIAL LINE RECEIVERS

SLLS144D – OCTOBER 1980 – REVISED APRIL 1998

## TYPICAL CHARACTERISTICS




Figure 10





Figure 11

## APPLICATION INFORMATION



NOTE A: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

Figure 12. Typical Application Circuit

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.