
SLLS152A - DECEMBER 1992 - REVISED JUNE 1998

- Meets TIA/EIA-422-B, TIA/EIA-485-A, and CCITT Recommendations V.11 and X.27
- Low Supply-Current Requirements 30 mA Max
- Driver Output Capacity . . . ±60 mA
- Thermal Shutdown Protection
- Driver Common-Mode Output Voltage Range of -7 V to 12 V
- Receiver Input Impedance . . . 12 k Ω Min
- Receiver Input Sensitivity . . . ±200 mV
- Receiver Input Hysteresis . . . 60 mV Typ
- Receiver Common-Mode Input Voltage Range of ±12 V
- Operates From Single 5-V Supply
- Glitch-Free Power-Up and Power-Down Protection

N OR NS[†] PACKAGE (TOP VIEW)



NC - No internal connection

description

The SN75ALS181 is a differential driver and receiver pair designed for bidirectional data communication on multipoint bus transmission lines. The design provides for balanced transmission lines and meets TIA/EIA-422-B and TIA/EIA-485-A, and CCITT recommendations V.10, V.11, X.26, and X.27.

The SN75ALS181 combines a 3-state differential line driver and a differential-input line receiver that operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be externally connected together to function as a direction control. The driver differential outputs and the receiver differential inputs are connected to separate pins for greater flexibility and are designed to offer minimum loading to the bus when the driver is disabled or $V_{\rm CC}=0$. These ports feature wide positive and negative common-mode voltage changes, making the device suitable for party-line applications.

The SN75ALS181 is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



[†]The NS package is only available in left-end taped and reeled (order device SN75ALS181NSLE).

Function Tables

EACH DRIVER

INPUT	ENABLE	OUTI	PUTS
D	DE	Υ	Z
Н	Н	Н	L
L	Н	L	Н
Х	L	z	Z

EACH RECEIVER


DIFFERENTIAL A – B	ENABLE RE	OUTPUT Y
V _{ID} ≥ 0.2 V	L	Н
$-0.2 \text{ V} < \text{V}_{1D} < 0.2 \text{ V}$	L	?
$V_{ID} \le -0.2 V$	L	L
Х	Н	Z


H = high level, L = low level, ? = indeterminate,

X = irrelevant, Z = high impedance (off)

logic symbol†


logic diagram (positive logic)






[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

schematics of inputs



schematics of outputs



SLLS152A - DECEMBER 1992 - REVISED JUNE 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage, DE, RE, and D inputs	
Output voltage range, driver	9 V to 14 V
Input voltage range, receiver	14 V to 14 V
Receiver differential input voltage range (see Note 2)	14 V to 14 V
Continuous total power dissipation	See Dissipation Rating Table
Storage temperature range, T _{stq}	65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.
 - 2. Differential input voltage is measured at the noninverting terminal with respect to the inverting terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	OPERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING
N	1150 mW	9.2 mW/°C	736 mW
NS	625 mW	4.0 mW/°C	445 mW

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
Common-mode output voltage, VOC (see Note 3)	Driver	-7		12	V
Common-mode input voltage, V _{IC} (see Note 3)	Receiver	-12		12	V
High-level input current, VIH	D, DE, and RE	2			V
Low-level input current, V _{IL}	D, DE, and RE			0.8	V
Differential input voltage, V _{ID}				±12	V
High level output ourrent leve	Driver			-60	mA
High-level output current, I _{OH}	Receiver			-400	μΑ
Low level output ourrent lev	Driver			60	mA
Low-level output current, IOL	Receiver			8	mA
Operating free-air temperature, TA		0		70	°C

NOTE 3: The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this table for common-mode output voltage level only.



DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP†	MAX	UNIT	
VIK	Input clamp voltage	I _I = -18 mA				-1.5	V	
۷o	Output voltage	IO = 0		0		6	V	
V _{OD1}	Differential output voltage	IO = 0		1.5		6	V	
IVOD2l	Differential output voltage	$V_{CC} = 5 \text{ V},$ $R_1 = 100 \Omega$	Can Figure 4	1/2 V _{OD1}			V	
IV _{OD2} I	Differential output voltage	$R_L = 100 \Omega$	See Figure 1	1.5	2.3	5	V	
VOD3	Differential output voltage	$V_{test} = -7 \text{ V to } 12 \text{ V},$	See Figure 2	1.5	-	5	V	
Δ VOD	Change in magnitude of differential output voltage (see Note 4)					±0.2	V	
Voc	Common-mode output voltage	$R_L = 54 \Omega \text{ or } 100 \Omega,$	See Figure 1			3 -1	V	
ΔIVOCI	Change in magnitude of common-mode output voltage (see Note 4)]				±0.2	V	
loz	High-impedance-state output current	$V_0 = -7 \text{ V to } 12 \text{ V},$	See Note 5			±100	μΑ	
lіН	High-level input current	V _{IH} = 2.4 V				20	μΑ	
I _{IL}	Low-level input current	V _{IL} = 0.4 V				-100	μΑ	
		$V_0 = -7 \text{ V}$				-250		
laa	Short-circuit output current	VO = VCC				250	mA	
los	Short-circuit output current	V _O = 12 V				250	IIIA	
		V _O = 0 V				-150		
loo	Supply current (total package)	No load	Outputs enabled		21	30	mA	
Icc	ouppiy current (total package)	INU IUdu	Outputs disabled		14	21	шл	

NOTES: 4. $\Delta |V_{OD}|$ and $\Delta |V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIO	NS	MIN	TYP†	MAX	UNIT
t _{dD}	Differential output delay time, t _{dDH} or t _{dDL}				9	13	20	
t _{sk(p)}	Pulse skew (t _{dDH} - t _{dDL})	$R_L = 54 \Omega$,	$C_{L} = 50 \text{ pF},$	See Figure 3		1	8	ns
t _t	Differential output transition time				3	10	16	
^t PZH	Output enable time to high level	$R_L = 110 \Omega$,	See Figure 4			36	53	ns
tpzL	Output enable time to low level	$R_L = 110 \Omega$,	See Figure 5			39	56	ns
tPHZ	Output disable time from high level	$R_L = 110 \Omega$,	See Figure 4			20	31	ns
tPLZ	Output disable time from low level	$R_L = 110 \Omega$,	See Figure 5			9	20	ns

 $^{^{\}dagger}$ All typical values are at VCC = 5 V and TA = 25°C.



^{5.} This applies for both power on and power off. Refer to TIA/EIA-485-A for exact conditions.

RECEIVER SECTION

electrical characteristics over recommended ranges of supply voltage, common-mode input voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TES	ST CONDITIONS		MIN	TYP	MAX	UNIT
V _{T+}	Positive-going threshold voltage, differential input	V _O = 2.7 V,	$I_{O} = -0.4 \text{ mA}$				0.2	V
V _T _	Negative-going threshold voltage, differential input	V _O = 0.5 V,	I _O = 8 mA	See Note 8	-0.2			V
V _{hys}	Input hysteresis (V _{T+} – V _T _)					60		mV
VIK	Input clamp voltage, RE	I _I = -18 mA					-1.5	V
Vон	High-level output voltage	$V_{ID} = 200 \text{ mV},$	$I_{OH} = -400 \mu A$,	See Figure 6	2.7			V
VOL	Low-level output voltage	$V_{ID} = -200 \text{ mV},$	I _{OL} = 8 mA,	See Figure 6			0.45	V
loz	High-impedance-state output current	$V_0 = 0.4 \text{ V to } 2.4 \text{ V}$,				±20	μΑ
1.	Line input current	Other input at 0 V,	V _I = 12 V				1	mA
11	Line input current	See Note 5	V _I = −7 V				-0.8	IIIA
ΊΗ	High-level input current, RE	V _{IH} = 2.7 V					20	μΑ
I _I L	Low-level input current, RE	V _{IL} = 0.4 V					-100	μΑ
rį	Input resistance				12			kΩ
los	Short-circuit output current	$V_{ID} = 200 \text{ mV},$	VO = 0 V		-15		-85	mA
loo	Supply surrent (total package)	No load	Outputs enabled			21	30	mA
Icc	Supply current (total package)	INU IUau	Outputs disabled			14	21	IIIA

NOTE 5: This applies for both power on and power off. Refer to TIA/EIA-485-A for exact conditions.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 7)

	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PHL	Propagation delay time, high-to-low-level output	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V}$	10	16	25	ns
^t PLH	Propagation delay time, low-to-high-level output	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V}$	10	16	25	ns
tsk(p)	Pulse skew (tpLH -tpHL)	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V}$		1	8	ns
^t PZH	Output enable time to high level			7	15	ns
^t PZL	Output enable time to low level			9	19	ns
^t PHZ	Output disable time from high level			18	27	ns
tPLZ	Output disable time from low level			10	15	ns

[†] All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.






Figure 1. Driver Test Circuit, $V_{\mbox{\scriptsize OD}}$ and $V_{\mbox{\scriptsize OC}}$






Figure 2. Driver Circuit, V_{OD3}



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 8 ns, t_f

B. C_L includes probe and jig capacitance.


Figure 3. Driver Differential-Output Delay and Transition Times



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns, $t_$

B. C_L includes probe and jig capacitance.

Figure 4. Driver Enable and Disable Times



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns, $t_$

B. C_L includes probe and jig capacitance.

Figure 5. Driver Enable and Disable Times






Figure 6. Receiver, VOH and VOL



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns, $t_$

B. C_L includes probe and jig capacitance.

Figure 7. Receiver Propagation-Delay Times



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns, $t_$

B. CL includes probe and jig capacitance.

Figure 8. Receiver Output Enable and Disable Times

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated