TL16PC564A PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER

SLLS172B - MAY 1994 - REVISED MARCH 1996

- Integrated Asynchronous Communications Element Compatible With PCMCIA PC Card Standard Release 2.01
- Consists of a Single TL16C550 ACE Plus PCMCIA Interface Logic
- Provides Common I Bus/Z Bus Microcontroller Inputs for Most Intel[™] and Zilog[™] Subsystems
- Fully Programmable 256-Byte Card Information Structure and 8-Byte Card Configuration Register
- Adds or Deletes Standard Asynchronous Communication Bits (Start, Stop and Parity) to or From Serial Data Stream
- Transmit, Receive, Line Status, and Data Set Interrupts Independently Controlled
- Selectable Serial Bypass Mode Provides Subsystem With Direct Parallel Access to the FIFOs

- Fully Programmable Serial Interface Characteristics:
 - 5-, 6-, 7-, or 8-Bit Characters
 - Even-, Odd-, or No-Parity Bit Generation and Detection
 - 1-, 1 1/2-, or 2-Stop Bit Generation
 - Baud Rate Generation
- Fully Prioritized Interrupt System Controls
- Modem Control Functions
- Provides TL16C450 Mode at Reset Plus Selectable Normal TL16C550 Operation or Extended 64-Byte FIFO Mode
- Selectable Auto-RTS Mode Deactivates RTS at 14 Bytes in 550 Mode and at 56 Bytes in Extended 550 Mode
- Selectable Auto-CTS Mode Deactivates
 Serial Transfers When CTS is Inactive

description

The TL16PC564A[†] is designed to provide all the functions necessary for a Personal Computer Memory Card International Association (PCMCIA) universal asynchronous receiver transmitter (UART) subsystem interface. This interface provides a serial-to-parallel conversion for data to and from a modem coder decoder/digital signal processor (CODEC/DSP) function to a PCMCIA parallel data port format. A computer central processing unit (CPU), through a PCMCIA host controller, can read the status of the asynchronous communications element (ACE) interface at any point in the operation. Reported status information includes the type of transfer operation in process, the status of the operation, and any error conditions encountered.

Attribute memory consists of a 256-byte card information structure (CIS) and eight 8-byte card configuration registers (CCR). The CIS, implemented with a dual port random access memory (DPRAM), is available to both the host CPU and subsystem (modem), as are the CCRs. This DPRAM is used in place of the electrically erasable programmable read-only memory (EEPROM) normally used for the CIS. At power up, attribute memory is initialized by the subsystem.

The TL16PC564A uses a TL16C550 ACE-type core with an expanded 64×11 receiver first-in-first-out (FIFO) memory and a 64×8 transmitter FIFO memory. The receiver trigger logic flags have been adjusted in order to take full advantage of the increased capacity when in the extended mode. In addition, eight of the UART registers have been mapped into the subsystem (modem) memory space as read-only registers. This allows the subsystem to read UART status information.

A subsystem selectable serial bypass mode has been implemented to allow the subsystem to bypass the serial portion of the UART and write directly to the receiver FIFO and read directly from the transmitter FIFO. The interrupt operation is not affected in this mode.


The TL16PC564A is packaged in a 100-pin thin quad flat package (PZ).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† Patent pending Intel is a trademark of Intel Corporation. Zilog is a trademark of Zilog Corporation.






[†] The terminal names not enclosed in parentheses correspond to an Intel microcontroller signal, and the terminal names enclosed in parentheses correspond to a Zilog microcontroller signal.



block diagram



[†]Bit 0 is the least significant bit (LSB).

Terminal Functions

TERMINAL		INTER-			
NAME	NO.	FACET	1/0	DESCRIPTION	
ALE (AS)	26	S	I	Address latch enable/address strobe. ALE(AS) is an address latch enable in the Intel mode and an address strobe in the Zilog mode. ALE (AS) is active high for an Intel subsystem and active low for a Zilog subsystem.	
ARBCLKO	7	М	0	Arbitration clock output. ARBCLKO is equal to the input on ARBCLKI divided by the binary coded divisor input on ARBPGM (1–0).	
ARBCLKI	5	М	I	Arbitration clock input. ARBCLKI is the base clock used in arbitration for the attribute memory DRAM and the reset validation circuitry.	
ARBPGM0 ARBPGM1	8 9	М	I	Arbitration clock divisor program. These two bits set the divisor for ARBCLKI. Clock divisors 1, 2, 4, and 8 are available.	
BAUDOUT	38	U	0	Baud output. BAUDOUT is an active-low 16× signal for the transmitter section of the UART. The clock rate is established by the reference clock (UARTCLK) frequency divided by a divisor specified by the baud rate generator divisor latches. BAUDOUT may also be used for the receiver section by tying this output to the RCLK input.	
CE1 CE2	94 62	Н	I	Card enable 1 and card enable 2 are active-low signals. CE1 enables even numbered address bytes, and CE2 enables odd numbered address bytes. A multiplexing scheme based on HA0, CE1, and CE2 allows an 8-bit host to access all data on HD0 through HD7 if desired. These signals have internal pullup resistors.	
CS	32	S	Ι	Chip select. CS is the active-low chip select from the Zilog or Intel microcontroller.	
CTS	49	U	I	Clear to send. CTS is an active-low modem status signal. Its condition can be checked by reading bit 4 (CTS) of the modem status register (MSR). Bit 0 (delta clear to send) of the MSR indicates that the signal has changed states since the last read from the MSR. If the modem status interrupt is enabled when CTS changes states, an interrupt is generated.	
DCD	48	U	I	Data carrier detect. DCD is an active-low modem status signal. Its condition can be check by reading bit 7 (DCD) of the MSR. Bit 3 (delta data carrier detect) of the MSR indicates the signal has changed states since the last read from the MSR. If the modem status interrise enabled when DCD changes states, an interrupt is generated.	
DSR	46	U	I	Data set ready. DSR is an active-low modem status signal. Its condition can be checked reading bit 5 (DSR) of the MSR. Bit 1 (delta data set ready) of the MSR indicates that the sign has changed states since the last read from the MSR. If the modem status interrupt is enable when DSR changes states, an interrupt is generated.	
DTR	34	U	0	Data terminal ready. DSD is an active-low signal. When active, DTR informs the model data set that the UART is ready to establish communication. DTR is placed in the active s by setting the DTR bit 0 of the modem control register (MCR) to a high level. DTR is plain the inactive state either as a result of a reset, doing a loop mode operation, or clearin 0 (DTR) of the MCR.	
EXTEND	1	U	I	FIFO extend. When EXTEND is high, the UART is configured as a standard TL16C550 with 16-byte transmit and receive FIFOs. When EXTEND is low and FIFO control register (FCR) bit 5 is set, the FIFOs are extended to 64 bytes and the receiver interrupt trigger levels adjust accordingly. EXTEND low in conjunction with FCR bit 4 set high enables the auto-RTS.	
GND	4,6,13,16,30, 39,41,43,54, 66,68,69,80,91	М		Common ground	
HA0 HA1 HA2 HA3 HA4 HA5 HA6 HA7 HA8 HA9	78 79 81 82 83 84 85 87 90 92	Н	ı	H address bus. The 10-bit address bus addresses the attribute memory (bits $1-8$) and addresses the internal UART as either PCMCIA I/O (bits $0-2$) or as a standard COM port (bits $0-9$).	

[†] Host = H, Subsystem = S, UART = U, Miscellaneous = M



Terminal Functions (Continued)

TERMINAL		INTER-		DECODE TO SE	
NAME	NO.	FACE†	1/0	DESCRIPTION	
HD0 HD1 HD2 HD3 HD4 HD5 HD6	77 76 75 100 99 98 96	Н	I/O	H data bus. The 8-bit bidirectional data bus transfers data to and from the attribute memory and the internal UART.	
INPACK	95 71	Н	0	Input port acknowledge. INPACK is an active-low output signal that is asserted when the card responds to an I/O read cycle at the address on the HA bus.	
IORD	63	Н	I	I/O read strobe. IORD is an active-low input signal activated to read data from the card I/O space. The REG signal and at least one of the card enable inputs (CE1, CE2) must also be active for the I/O transfer to take place. This signal has an internal pullup resistor.	
ĪOWR	64	Н	I	I/O write strobe. IORW is an active-low input signal activated to write data to the card I/O space. The REG signal and at least one of the card enable inputs (CE1, CE2) must also be active for the I/O transfer to take place. This signal has an internal pullup resistor.	
ĪREQ	88	Н	0	Interrupt request. IREQ is an active-low output signal asserted by the card to indicate to the host CPU that a card device requires host software service. This signal doubles as the READY/BUSY signal during power-up initialization.	
IRQ	27	S	0	Interrupt request. An active-high IRQ to the subsystem indicates a host CPU write to attribute memory has occurred.	
NANDOUT	12	М	0	This is a production test output.	
ŌĒ	93	Н	I	Output enable. OE is an active-low input signal that gates memory read data from the card. Thi signal has an internal pullup resistor.	
OUT1 OUT2	37 44	U	0	Output 1 and output 2 are active-low signals. OUT1 and OUT2 are user-defined output terminals that are set to their active state by setting the respective MCR bits (OUT1 and OUT2). OUT1 and OUT2 are set to their inactive (high) state as a result of a reset, by doing loop mode operation, or by clearing bit 2 (OUT1) or bit 3 (OUT2) of the MCR. These signals have open-drain outputs.	
RCLK	40	U	ı	Receiver clock. RCLK is the 16×-baud rate clock input for the receiver section of the UART	
RD(DS)	29	S	I	Read enable or data strobe input. RD(DS) is the active-low read enable in the Intel mode and the active-low data strobe in the Zilog mode.	
REG	73	Н	I	Attribute memory select. This active-low input signal is generated by the host CPU an accesses attribute memory (OE and WE active) and I/O space (IORD or IOWR active) PCMCIA common memory access is excluded. This signal has an internal pullup resistor an hysteresis on the input buffer.	
RESET	67	Н	I	Reset. RESET is an active-high input that serves as the master reset for the device. RESE clears the UART, placing the card in an unconfigured state. This signal has an internal pullu resistor.	
RI	50	U	I	Ring indicator. RI is an active-low modem status signal. Its condition can be checked by reading bit 6 (RI) of the MSR. The trailing edge of ring indicator (TERI) bit 2 of the MSR indicates that RI has transitioned from a low to a high state since the last read from the MSR. If the moder status interrupt is enabled when this transition occurs, an interrupt is generated.	
RST	11	М	0	This is the qualified active-low reset signal. RST has a fail safe open-drain output.	
RTS	35	U	0	Request to send. RTS is an active-low signal. When active, RTS informs the modem of the data set that the UART is ready to receive data. RTS is set to its active state by setting the RTS modem control register bit and is set to its inactive (high) state either as a result of a reset, by doing a loop mode operation, or by clearing bit 1 (RTS) of the MCR.	

[†] Host = H, Subsystem = S, UART = U, Miscellaneous = M



Terminal Functions (Continued)

TERMINAL		INTER-	T.,_	DESCRIPTION		
NAME	NO.	FACE†	1/0	DESCRIPTION		
SA0 SA1 SA2	53 55 56	S	I	Subsystem address bus. When SSAB is high, this is the subsystem address bus and SAD (7–0) is the subsystem data bus. When SSAB is low, this bus is not used and SAD(7–0) is the		
SA2 SA3 SA4	56 57 58			subsystem multiplexed address/data bus.		
SA5 SA6	59 61					
SA7	65		.			
SA8	24	S	1	Address bit 8 is bit 8 of the subsystem address bus.		
SAD0 SAD1 SAD2 SAD3 SAD4 SAD5 SAD6 SAD7	25 23 20 19 18 17 15	S	I/O	Subsystem address/data bus. This is a multiplexed bidirectional address/data bus to the attribute memory DPRAM and CCRs when SSAB is low. This becomes a bidirectional data be when SSAB is high.		
SELZ/Ī	28	S	ļ	Select Zilog or Intel mode. SELZ/I selects between a Zilog-like or Intel-like microcontrolle SELZ/I is asserted high to select Zilog. SELZ/I is asserted low to select Intel.		
SIN	33	U	I	Serial data input. SIN moves information from the communication line or modem to th TL16PC564A UART receiver circuits. Data on the serial bus is disabled when operating in th loop mode.		
SOUT	45	U	0	Serial out. SOUT is the composite serial data output to a connected communication device SOUT is set to the marking (high) state as a result of a reset.		
SSAB	3	S	I	Separate subsystem address bus. SSAB selects between a multiplexed address/data bus subsystem interface (SSAB = 0) and a subsystem interface with separate address and da buses (SSAB = 1). This signal has an internal pulldown resistor.		
STSCHG	74	Н	0	Status change. STSCHG is an optional active-low output signal that alerts the host that a subsystem write to attribute memory has occurred. This signal has an open-drain output.		
TESTOUT	70	М	0	Test output. This is a production test output.		
UARTCLK	51	М	0	UART clock. UARTCLK is a clock output. Its frequency is determined by the frequency on XIN and the divisor value on the programmable clock (PGMCLK) register.		
VCC	10,21,22,36, 47,52,60, 72,86,97	М		3.3-V or 5-V supply voltage		
VTEST	2	М	I	Voltage test. VTEST is an active-high production test input with an internal pulldown resist It can be left open or tied to ground.		
WE	89	Н	I	Write enable. WE is an active-low input signal used for strobing attribute memory write data in the card. This signal has an internal pullup resistor		
WR(R/W)	31	S	I	Write or read/write enable. $\overline{WR}(R/\overline{W})$ is the active-low write enable in the Intel mode and read/write in the Zilog mode.		
XIN	42	М	I	Crystal input. XIN is a clock input divided internally based on the PGMCLK register value, then used as the primary UART clock input.		

[†] Host = H, Subsystem = S, UART = U, Miscellaneous = M



detailed description

reset validation circuit

A reset validation circuit has been implemented to qualify the active-high RESET input. At power up, the level on the RST output is unknown. Whenever RESET is stable for at least eight ARBCLKIs, RST reflects the inverted state of that stable value of RESET. Any changes on RESET must be valid for eight ARBCLKI clocks before the change is reflected on RST. This 8-clock filter provides needed hysteresis on the master reset input. RST is driven by a low noise, open-drain, fail safe output buffer.

host CPU memory map

The host CPU attribute memory space is mapped as shown in Table 1.

Table 1. Host CPU Attribute Memory Space

Host CPU Address Bits 9–1 (HA0 = 0)	Attribute Memory Space
0 – 255	CIS
256	CCR0
257	CCR1
258	CCR2
259	CCR3
260	CCR4
261	CCR5
262	CCR6
263	CCR7

The host CPU I/O space is mapped as shown in Table 2.

Table 2. Host CPU I/O Memory Space

Normal Mode	A	Address N	lode (hex)	WO Space
Normal widde	COM1	COM2	СОМЗ	COM4	I/O Space
0 (DLAB = 0)†	3F8	2F8	3E8	2E8	UART receiver buffer register (RBR) – read only
$0 (DLAB = 0)^{\dagger}$	3F8	2F8	3E8	2E8	UART transmitter holding register (THR) – write only
0 (DLAB = 1)†	3F8	2F8	3E8	2E8	UART divisor latch LSB (DLL)
1 (DLAB = 0)†	3F9	2F9	3E9	2E9	UART interrupt enable register (IER)
1 (DLAB = 1)†	3F9	2F9	3E9	2E9	UART divisor latch MSB (DLM)
2	3FA	2FA	3EA	2EA	UART interrupt identification register (IIR) – read only
2	3FA	2FA	3EA	2EA	UART FIFO control register (FCR) – write only
3	3FB	2FB	3EB	2EB	UART line control register (LCR)
4	3FC	2FC	3EC	2EC	UART modem control register (MCR) – bit 5 read only
5	3FD	2FD	3ED	2ED	UART line status register (LSR)
6	3FE	2FE	3EE	2EE	UART modem status register (MSR)
7	3FF	2FF	3EF	2EF	UART scratch register (SCR)

[†] DLAB is bit 7 of the line control register (LCR).



subsystem memory map

The subsystem attribute memory space is mapped as shown in Table 3.

Table 3. Subsystem Attribute Memory Space

Subsystem Address Bits 8-0	Attribute Memory Space
0 – 255	CIS
256	CCR0
257	CCR1
258	CCR2
259	CCR3
260	CCR4
261	CCR5
262	CCR6
263	CCR7

The subsystem control space is mapped as shown in Table 4.

Table 4. Subsystem Control Memory Space

Subsystem Address Bits 8-0	Control Space
272	Control Register
288	PGMCLK Register (write only)

The subsystem UART space is mapped as shown in Table 5.

Table 5. Subsystem UART Memory Space

Subsystem Address Bits 8-0	UART Space
304	UART MCR bit 5 (write only)
304	UART DLL (read only)
305	UART IER (read only)
306	UART FCR (read only)
307	UART LCR (read only)
308	UART MCR (read only)
309	UART LSR (read only)
310	UART MSR (read only)
311	UART DLM (read only)
320	UART transmitter FIFO (read only) [†]
320	UART receiver FIFO (write only)†

[†]Only when serial bypass mode is enabled

host CPU/attribute memory interface

The host CPU/attribute memory interface is comprised of one port of the internal DPRAM, the eight CCRs, and necessary control circuitry. Signals HA0 and CE1 are gated together internally so that the output of the gate is low when both signals have been asserted by the host CPU. This output is combined with REG and the decoded address, HA(9–1), to provide the chip enable for the DPRAM and CCRs. This composite chip enable in combination with WE or OE allows writes and reads to the DPRAM and CCRs.



subsystem/attribute memory interface

The subsystem/attribute memory interface is comprised of the second port of the internal DPRAM, the eight CCRs, and necessary control circuitry. When in multiplexed mode (SSAB = 0), the combination of signals SELZ/ \bar{l} and ALE(\bar{AS}) allows either a positive pulse Intel or a negative pulse Zilog address latch enable strobe to latch the address on SA8 and SAD(7–0). When in the Zilog mode (SELZ/ \bar{l} high), the combination of read/write $[\overline{WR}(R/\overline{W})]$, data strobe $[\overline{RD}(\overline{DS})]$, and decoded address allows ZBUS access. When in the Intel configuration (SELZ/ \bar{l} low), the combination of read $[\overline{RD}(\overline{DS})]$, write $[\overline{WR}(R/\overline{W})]$, and decoded address allows IBUS access.

When in nonmultiplexed mode (SSAB = 1), SA(7-0) become the lower-order address bits, SAD(7-0) are strictly the bidirectional data bus, and $ALE(\overline{AS})$ is nonfunctional. All other interface signals function the same.

SSAB SELZ/I RD(DS) WR(R/W) **Address** Operation 0 0 0 SA8, SAD(7-0) Intel read 0 0 1 0 SA8, SAD(7-0) Intel write 0 1 0 1 SA8, SAD(7-0) Zilog read SA8, SAD(7-0) 0 0 0 Zilog write 1 1 0 0 1 Intel read SA(8-0) 0 1 1 0 SA(8-0) Intel write 1 0 1 SA(8-0) Zilog read 0 1 1 0 SA(8-0) Zilog write

Table 6. Subsystem/Attribute Memory Interface

attribute memory arbitration

Arbitration for the attribute memory is necessary whenever there is simultaneous access to the same DPRAM or CCR address for the conditions of:

- Host CPU read and subsystem write
- Host CPU write and subsystem read
- Host CPU write and subsystem write

If arbitration were not provided, attribute memory data would be corrupted and invalid data read due to uncontrolled access to the same DPRAM or CCR address.

The arbitration control circuitry synchronizes the asynchronous accesses of the host CPU and subsystem to the DPRAM and CCR and controls the access based on the pending host CPU and subsystem attribute memory operation. The synchronizing and control circuitry needs a clock called the arbitration clock. The external clock (ARBCLKI) goes through a programmable divider and can be divided by 1, 2, 4, or 8 to generate a clock frequency within an allowed range for the arbitration logic to work correctly. The output of this frequency divider is named ARBCLKO. The programmable divider bits are defined as shown in Table 7.

Table 7. Programmable Divider Bits

ARBPGM1	ARBPGM0	INTERNAL ARBITRATION CLOCK
L	L	ARBCLKI/1
L	Н	ARBCLKI/2
Н	L	ARBCLKI/4
Н	Н	ARBCLKI/8



attribute memory arbitration (continued)

The upper period limit of ARBCLKO is N/6, where N (ns) is the shortest of the two attribute memory accesses, to either the host CPU or the subsystem. The lower period limit of ARBCLKO is based on the DPRAM specifications at the supply voltage used:

5 V = 14-ns clock cycle (71 MHz)

3.3 V = 26 -ns clock cycle (38.5 MHz)

For any arbitration condition, attribute memory access is controlled to ensure valid data is read for a port that is doing a read operation and valid data is written for a port that is doing a write operation. When both the host CPU and subsystem are performing simultaneous write operations to the same address, the host CPU is allowed to write and the subsystem write is ignored.

host CPU/subsystem handshake

Two signals are provided for handshaking between the host CPU and the subsystem. The active-high IRQ signifies to the subsystem that the host CPU has written data into attribute memory. The subsystem can clear IRQ by setting bit 6 of the subsystem control register. The active-low STSCHG signifies to the host CPU that the subsystem has written data to attribute memory provided bit 2 of the subsystem control register (STSCHG enable) is set. The host CPU clears STSCHG by reading any location in attribute memory. The control of these signals is synchronized to ARBCLKO to ensure there are no false assertions/deassertions.

There is additional arbitration performed for instances of simultaneous assertion/deasseration of IRQ or STSCHG. When a subsystem write and host CPU read occur simultaneously, STSCHG may be briefly deasserted prior to being asserted, but the write ultimately wins arbitration. If the host CPU read occurs more than one-half an arbitration clock after the subsystem write, STSCHG is deasserted. IRQ is arbitrated in a similar fashion.

host CPU/UART interface

The UART select is derived from either host CPU address information or logic levels on CE1, CE2 and REG. In the address mode, host CPU address bits HA9, HA7, HA6, HA5, and HA3 are combined with conditional derivatives of HA4 and HA8 to select the UART (HA4 and HA8 select COM ports 1-4 based on settings in the subsystem control register). CE1 and CE2 are combined such that either of these two signals in combination with REG enable the UART in the event that these signals are present. In the event that CE1 or CE2 are not present, the UART must be accessed in the address mode previously described. The UART select in conjunction with IORD and IOWR allows host CPU accesses to the UART. Host CPU address bits HA2-HA0 are decoded to select which UART register is to be accessed.

All UART registers remain intact with the exception of the FIFO control register (FCR) and the modem control register (MCR). The FCR (host CPU write-only address 2) bits 4 and 5 in conjunction with EXTEND control RTS operation and FIFO depth are shown in Table 8.

Table 8. FIFO Control Register and EXTEND Signal Control of FIFO Depth and RTS Operation

BIT 5	BIT 4	EXTEND	RTS OPERATION	FIFO DEPTH
Х	Х	Н	Normal	16 bytes
0	0	L	Normal	16 bytes
0	1	L	Auto	16 bytes
1	0	L	Normal	64 bytes
1	1	L	Auto	64 bytes



host CPU/UART interface (continued)

FCR bit 5 high and EXTEND low redefine the receiver FIFO trigger levels set by FCR bits 6 and 7 are shown in Table 9.

Table 9. Receiver FIFO Trigger Level

BIT 7	BIT 6	RECEIVER FIFO TRIGGER LEVEL
0	0	1
0	1	16
1	0	32
1	1	56

The MCR bit 5 (host CPU address 4) is read only. This bit is controlled by the subsystem to enable (high) the auto-CTS mode of operation

subsystem/UART interface

The UART provides a serial communications channel to the subsystem with enhanced $\overline{\text{RTS}}$ control (see auto- $\overline{\text{RTS}}$ description). This channel is capable of operating at 115 kbps and is the main communications channel to the subsystem (refer to the TL16C550 specification for the detailed description of the serial communications channel).

Many of the UART registers have been mapped into the subsystems memory space as read only. In addition, MCR bit 5 (subsystem address 130 hex) is controlled by the subsystem to enable (set) auto- $\overline{\text{CTS}}$. The subsystem can read the MCR at address 134 hex. When reading the FCR (subsystem address 132 hex), bits 1 and 2 are always set, and bits 4 and 5 are cleared only when $\overline{\text{EXTEND}}$ is low and the host CPU has set them (64-byte FIFOs and auto- $\overline{\text{RTS}}$ enabled) (refer to the subsystem memory map).

subsystem control register

The subsystem control register is an 8-bit register located at subsystem address 110 (hex). This register is programmed based on host CPU configuration information and has a default selection of COM2 after a valid reset. The bit definitions are as follows (0 = LSB):

• Bits 0 and 1: These bits define which host COM port the UART is connected to when the chip is in the address mode. COM2 is the default (power-up) condition. COM port selection is shown in Table 10.

Table 10. COM Port Selection

BIT 1	BIT 0	COM PORT
0	0	COM1
1	0	COM2
0	1	COM3
1	1	COM4

- Bit 2: This bit is a host CPU interrupt enable bit. When this bit is set, any subsystem attribute memory write cycle causes STSCHG to be asserted. This bit is cleared after a valid reset.
- Bit 3: This bit enables or disables address mode selection as described in the host CPU/UART interface description. This bit is cleared (disabling the address mode) after a valid reset.

subsystem control register (continued)

Bits 4 and 5: These bits together ensure adherence to PCMCIA power-up requirements. At power up, the card must operate as a memory card and all host CPU I/O operations must be disabled. IREQ, which doubles as the host CPU READY/BUSY line, powers up low indicating that the memory card is busy. Once the subsystem initializes attribute memory, the subsystem sets bit 4 to indicate that the memory card is ready. Then bit 5 is cleared, changing the configuration from a memory card to an I/O card, enabling host CPU UART accesses. IREQ now becomes the host CPU interrupt request line. Memory card, I/O, and IREQ selection is shown in Table 11.

BIT 5 BIT 4 CONFIGURATION 0 Memory card and I/O operation (UART) are disabled; IREQ is low indicating that the card is busy (power-up and reset condition). Memory card and I/O operation (UART) are disabled; IREQ is high indicating that the card is ready. 1 0 I/O card and I/O operation (UART) are enabled; IREQ now functions as the host CPU interrupt request line.

Table 11. Memory Card, I/O, and IREQ Selection

- Bit 6 is a self clearing bit that resets the subsystem IRQ signal. Writing a 1 to this location clears the IRQ interrupt.
- Bit 7 enables or disables serial bypass mode as described in the subsystem serial bypass mode description. This bit is cleared (disabling serial bypass mode) after a valid reset.

subsystem PGMCLK register/divide-by-n circuit

The subsystem PGMCLK register is a 6-bit write-only register located at address 120 hex and selects the divisor of the divide-by-n-and-a-half circuitry. Any write to this register generates a reset to the UART and the divide-by-n circuitry.

The divide-by-n circuitry allows for a divisor from 0 to 31.5 in 0.5 increments (PGMCLK0 is the half bit). The divided clock output drives the UART clock input and can be seen on UARTCLK. The UART requires a clock with a minimum high pulse duration of 50 ns and a minimum low pulse duration of 50 ns (10-MHz maximum operating frequency). A programmed divisor between 2 and 7.5 drives the UART clock low for one XIN clock cycle for integer divisors and 1.5 XIN clock cycles for integer-plus-a-half divisors. A programmed divisor of eight or greater drives the UART clock low for four XIN clock cycles for integer divisors and 4.5 XIN clock cycles for integer-plus-a-half divisors. Based on the above parameters, the acceptable

XIN/divisor combinations can be derived using XIN input clock. The precision of the programmable clock generator for integer-plus-a-half divisors depends on the closeness to a 50% duty cycle for the XIN input clock (see Table 12).

Table 12. Programmable Clock Generator Precision Selection

PGMCL	K(0-5) VALUE (HEX)	RESULT
0	(0)	No clock (driven high)
0.5	(1)	Divide-by-1
1	(2)	Divide-by-1
1.5	(3)	Divide-by-1
2	(4) to 31.5 (3F)	Divide-by-2 to divide-by-31.5



subsystem serial bypass mode

The optional serial bypass mode is implemented to allow a high throughput path to/from the host CPU. When this mode is enabled and subsystem control register bit 7 is high, the serial portion of the UART is bypassed and the subsystem has direct parallel access to the receiver FIFO (write address 140 hex) and the transmitter FIFO (read address 140 hex). All host CPU interrupts operate normally except for receiver parity, framing, and breaking interrupts.

auto-CTS operation

The optional auto- $\overline{\text{CTS}}$ operation is implemented so that the host CPU cannot overflow the modem receive buffer. Auto- $\overline{\text{CTS}}$ operation is enabled when the subsystem sets MCR bit 5 (subsystem address 130 hex). When auto- $\overline{\text{CTS}}$ enabled, deactivating $\overline{\text{CTS}}$ (high) halts the transmitter section of the UART after it completes the current transfer. Once $\overline{\text{CTS}}$ is reactivated (low) by the modem, transfers resume. Interrupt operation is not affected by enabling auto- $\overline{\text{CTS}}$.

auto-RTS operation

The optional auto-RTS operation is implemented so that the subsystem cannot overflow the receiver FIFO. Auto-RTS operation is enabled when FCR bit 4 is high and EXTEND is low and operates independently from the trigger level circuitry. In the 16-byte FIFO mode, the RTS bit in the modem control register (bit 1) clears when 14 characters are in the receive FIFO. This action causes RTS to go high (inactive). In the 64-byte FIFO mode, the MCR RTS bit clears when 56 characters are in the receiver FIFO. Interrupt operation is not affected and operates the same way in either auto-RTS or nonauto-RTS mode. When enabled, a receive data available interrupt occurs after the trigger level is reached. The MCR RTS bit must then be set by the host CPU after the receiver FIFO has been read.

power consumption

The TL16PC564A has low power consumption under the following conditions:

- 32-MHz signal on XIN
- Divide-by-n is set to give a 1.8432-MHz UARTCLK signal
- Nominal data
- V_{CC} = 5 V

The current (I_{CC}) and power consumption are 18 mA (typical) and 90 mW (typical), respectively. These current and power figures fluctuate with changes in the above conditions.

absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V _{CC}	0.5 V to 6 V
Input voltage range, V _I (standard)	\dots -0.5 V to V _{CC} + 0.5 V
Input voltage range, V _I (fail safe)	0.5 V to 6.5 V
Output voltage range, VO (standard)	\dots -0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (fail safe)	0.5 V to 6.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 2)	±20 mA
Operating free-air operating temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stq}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. This applies for external input and bidirectional buffers. $V_I > V_{CC}$ does not apply to fail safe terminals.
 - 2. This applies for external output and bidirectional buffers. VO > VCC does not apply to fail safe terminals.



TL16PC564A PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER

SLLS172B - MAY 1994 - REVISED MARCH 1996

recommended operating conditions

low voltage (3.3 V nominal)

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		3	3.3	3.6	V
Input voltage, V _I		0		VCC	V
High-level input voltage (CMOS), V	IH (see Note 3)	0.7V _{CC}			V
Low-level input voltage (CMOS), V	L (see Note 3)			0.3V _{CC}	V
Output voltage, VO (see Note 4)		0		VCC	V
High-level output current, IOH	All outputs except RST, STSCHG, OUT1, OUT2 (see Note 5)			1.8	mA
Low lovel output ourrent la	All outputs except RST			3.2	A
Low-level output current, IOL	RST			6.4	mA
Input transition time, t _t		0		25	ns
Operating free-air temperature rang	ge, T _A	0	25	70	°C
Junction temperature range, T _J (se	e Note 6)	0	25	115	°C

NOTES: 3. Meets TTL levels, V_{IH}min = 2 V and V_{IL}max = 0.8 V on nonhysteresis inputs.

4. Applies for external output buffers.

5. RST, STSCHG, OUT1, and OUT2 are open-drain outputs, so I_{OH} does not apply.

6. These junction temperatures reflect simulation conditions. Absolute maximum junction temperature is 150°C. The customer is responsible for verifying junction temperature.

standard voltage (5 V nominal)

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
Input voltage, V _I		0		VCC	V
High-level input voltage (CMOS), '	√IH	0.7V _{CC}			V
Low-level input voltage (CMOS), \	/IL			0.2V _{CC}	V
Output voltage, VO (see Note 4)		0		VCC	V
High-level output current, IOH	All outputs except RST, STSCHG, OUT1, OUT2 (see Note 5)			4	mA
Low-level output current, IOI	All outputs except RST			4	mA
Low-level output current, IOL	RST			8	ША
Input transition time, t _t		0		25	ns
Operating free-air temperature ran	nge, T _A	0	25	70	°C
Junction temperature range, T _J (s	ee Note 6)	0	25	115	°C

NOTES: 4. Applies for external output buffers.

5. RST, STSCHG, OUT1, and OUT2 are open-drain outputs, so IOH does not apply.

6. These junction temperatures reflect simulation conditions. Absolute maximum junction temperature is 150°C. The customer is responsible for verifying junction temperature.



TL16PC564A PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER

SLLS172B - MAY 1994 - REVISED MARCH 1996

electrical characteristics over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted)

low voltage (3.3 V nominal)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Vон	High-level output voltage	I _{OH} = rated	V _{CC} -0.55		V
VOL	Low-level output voltage	I _{OL} = rated		0.5	V
V _{IT+}	Positive-going input threshold voltage (see Note 7)			0.7 V _{CC}	V
V_{IT-}	Negative-going input threshold voltage (see Note 7)		0.3 V _{CC}		V
V _{hys}	Hysteresis (V _{IT+} – V _{IT-}) (see Note 7)		0.1 V _{CC}	0.3 V _{CC}	V
loz	3-state-output high-impedance current (see Note 8)	$V_I = V_{CC}$ or GND		±10	μΑ
IլL	Low-level input current (see Note 9)	V _I = GND		-1	μΑ
lн	High-level input current (see Note 10)	VI = VCC		1	μΑ

NOTES: 7. Applies for external input and bidirectional buffers with hysteresis.

- 8. The 3-state or open-drain output must be in the high-impedance state.
- 9. Specifications only apply with pullup terminator turned off.
- 10. Specifications only apply with pulldown terminator turned off.

standard voltage (5 V nominal)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Vон	High-level output voltage	IOH = rated	V _C C-0.8		V
VOL	Low-level output voltage	I _{OL} = rated		0.5	V
V _{IT+}	Positive-going input threshold voltage (see Note 7)			0.7 V _{CC}	V
V _{IT} _	Negative-going input threshold voltage (see Note 7)		0.2 V _{CC}		V
V _{hys}	Hysteresis (V _{IT+} - V _{IT-}) (see Note 7)		0.1 V _{CC}	0.3 V _{CC}	V
loz	3-state-output high-impedance current (see Note 8)	$V_I = V_{CC}$ or GND		±10	μΑ
Ι _Ι L	Low-level input current (see Note 9)	$V_I = GND$		-1	μΑ
lн	High-level input current (see Note 10)	VI = VCC		1	μΑ

NOTES: 7. Applies for external input and bidirectional buffers with hysteresis.

- 8. The 3-state or open-drain output must be in the high-impedance state.
- 9. Specifications only apply with pullup terminator turned off.
- 10. Specifications only apply with pulldown terminator turned off.

XIN timing requirements over recommended operating free-air temperature range (see Figure 1)

		TEST CONDITIONS	MIN	MAX	UNIT
	Input frequency	V _{CC} = 3.3 V		50	MHz
	input nequency	V _{CC} = 5 V		60	IVITIZ
	Cycle time, XIN	V _{CC} = 3.3 V	20		ns
tc1	Cycle time, Am	V _{CC} = 5 V	16.7		115
	Pulse duration, XIN clock high	V _{CC} = 3.3 V	10		20
t _{w1}	Fulse duration, Airi clock night	V _{CC} = 5 V	8		ns
	Dulco duration, VIN clock law	V _{CC} = 3.3 V	10		20
t _{w2}	Pulse duration, XIN clock low	V _{CC} = 5 V	8		ns

clock switching characteristics over recommended operating free-air temperature range (see Figure 1)

	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
Ī.,,	Delouting VINI [†] to HARTOLIK [†]	V _{CC} = 3.3 V	14	ns
^t d1	Delay time, XINT to UARTCLKT Delay time, XINT to UARTCLKT VCC = 5 V VCC = 5 V	8	115	
	Dolay time, VINI to HARTCLK	V _{CC} = 3.3 V	16	ns
^t d2	Delay lille, Ally to CARTCER\$	V _{CC} = 5 V	10	115
	Dolov time, VINT to HARTCLK	V _{CC} = 3.3 V	19.8	20
td3	Delay time, XIN 1 to UARTCLK↓	V _{CC} = 5 V	13	ns
Ī	Delay time, XIN↑ to UARTCLK↑	V _{CC} = 3.3 V	20.6	no
^t d4	Delay line, Ain to CARTCERT	V _{CC} = 5 V	13.5	ns
1.15	Delay time, XIN↓ to UARTCLK↑	V _{CC} = 3.3 V	21	ns
^t d5	Delay time, Alm↓ to CARTCERT	V _{CC} = 5 V	13.8	115

host CPU I/O read cycle timing requirements over recommended ranges of operating free-air temperature and supply voltage (see Figure 2 and Note 11)

		MIN	MAX	UNIT
t _{h1}	Hold time, HA(9−0) valid after IORD↑	20		ns
t _{h2}	Hold time, REG↑ valid after IORD↑	0		ns
t _{w4}	Pulse duration, IORD low	165		ns
t _{su1}	Setup time, HA(9−0) valid before IORD↓	70		ns
t _{su2}	Setup time, $\overline{CEx} \downarrow before \ \overline{IORD} \downarrow$	5		ns
t _{h3}	Hold time, CEx↑ after IORD↑	20		ns
t _{h4}	Hold time, HD(7−0) valid after IORD↑	0		ns
t _{su3}	Setup time, REG↓ before IORD↓	5		ns
t _{d6}	Delay time, HD(7−0) valid after IORD↓		100	ns

NOTE 11. The maximum load on INPACK is one LSTTL with 50-pF total load. All timing is measured in nanoseconds.

host CPU I/O read cycle switching characteristics over recommended ranges of operating free-air temperature and supply voltage (see Figure 2 and Note 11)

	PARAMETER	MIN	MAX	UNIT
t _{d7}	Delay time, NPACK↓ after ORD↓		45	ns
t _{d8}	Delay time, INPACK↑ after IORD↑		45	ns

NOTE 11. The maximum load on INPACK is one LSTTL with 50-pF total load. All timing is measured in nanoseconds.

TL16PC564A PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER

SLLS172B - MAY 1994 - REVISED MARCH 1996

host CPU I/O write cycle timing requirements over recommended ranges of operating free-air temperature and supply voltage (see Figure 3)

		MIN	MAX	UNIT
t _{su4}	Setup time, HD(7−0) valid before IOWR↓	60		ns
t _{h5}	Hold time, HA(9−0) valid after IOWR↑	20		ns
tw6	Pulse duration, IOWR low	165		ns
t _{su5}	Setup time, HA(9−0) valid before IOWR↓	70		ns
th6	Hold time, REG↑ after IOWR↑	0		ns
t _{su6}	Setup time, CEx↓ before IOWR↓	5		ns
th7	Hold time, CEx↑ after IOWR↑	20		ns
t _{su7}	Setup time, REG↓ before IOWR↓	5		ns
t _{h8}	Hold time, HD(7−0) valid after IOWR↑	30		ns

transmitter switching characteristics over recommended ranges of operating free-air temperature and supply voltage (see Figure 4)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t _{d9}	Delay time, SOUT↓ after IOWR↑		8	24	Baud cycles
t _{d10}	Delay time, IREQ↓ after SOUT↓		8	8	Baud cycles
t _{d11}	Delay time, IREQ↓ after IOWR↑		16	32	Baud cycles
t _{d12}	Delay time, IREQ↑ after IOWR↑	C _L = 100 pF		140	ns
t _{d13}	Delay time, IREQ↑ after IORD↑	C _L = 100 pF		140	ns

receiver switching characteristics over recommended ranges of operating free-air temperature and supply voltage (see Figure 5)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
t _{d14}	Delay time, sample CLK↑ after RCLK↑			100	ns
^t d15	Delay time, IREQ↓ after SIN↓			1	RCLK cycles
^t d16	Delay time, IREQ↑ after IORD↑	C _L = 100 pF		150	ns

modem control switching characteristics over recommended ranges of operating free-air temperature and supply voltage, $C_L = 100 \text{ pF}$ (see Figure 6)

	PARAMETER	MIN	MAX	UNIT
t _{d17}	Delay time, RTS, DTR, OUT1, OUT2 ↓ or ↑ after IOWR↑		50	ns
^t d18	Delay time, IREQ↓ after CTS, DSR, DCD↓		30	ns
t _{d19}	Delay time, IREQ↑ after IORD↑		35	ns
t _{d20}	Delay time, IREQ↓ after RI↑		30	ns



TL16PC564A PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER

SLLS172B - MAY 1994 - REVISED MARCH 1996

host CPU attribute memory write cycle timing requirements over recommended ranges of operating free-air temperature and supply voltage (see Figures 7 and 8)

		MIN	MAX	UNIT
t _{c2}	Write cycle tlme, HA(9-0)	250		ns
t _{w8}	Pulse duration, WE low	150		ns
t _{su8}	Setup time, CEx↓ before WE↑	180		ns
t _{su9}	Setup time, HA(9−0) before WE↑ (see Note 12)	180		ns
t _{su10}	Setup time, HA(9-0) before $\overline{\text{WE}}\downarrow$ and $\overline{\text{CE}}\text{x}\downarrow$ (see Note 12)	30		ns
t _{su11}	Setup time, OE ↑ before WE ↓	10		ns
t _h 9	Hold time, HD(7−0) IN after WE↑	30		ns
t _{rec1}	Recovery time, HA(9−0) after WE↑	30		ns
t _{su12}	Setup time, HD(7−0) IN before WE↑	80		ns
t _{h10}	Hold time, OE ↓ after WE ↑	10		ns
t _{su13}	Setup time, CEx↓ before WE↓	0		ns
th11	Hold time, CEx↑ after WE↑	20	·	ns

NOTE 12. The REG signal timing is identical to address signal timing.

host CPU attribute memory write cycle switching characteristics over recommended ranges of operating free-air temperature and supply voltage (see Figure 7)

	PARAMETER	MIN	MAX	UNIT
tdis1	Disable time, HD(7–0) OUT after $\overline{\text{WE}}\downarrow$		100	ns
t _{dis2}	Disable time, HD(7−0) OUT after OE↑		100	ns
t _{en1}	Enable time, HD(7−0) OUT after WE↑	5		ns
t _{en2}	Enable time, HD(7−0) OUT after OE↓	5		ns

host CPU attribute memory read cycle timing requirements over recommended ranges of operating free-air temperature and supply voltage (see Figure 9)

		MIN	MAX	UNIT
t _{c3}	Read cycle time	300		ns
t _{d22}	Delay time, HD(7-0) after HA(9-0)		300	ns
t _{d23}	Delay time, $HD(7-0)$ after $\overline{CE}x\downarrow$		300	ns
t _{d24}	Delay time, HD(7–0) after $\overline{\text{OE}}\downarrow$		150	ns
th12	Hold time, HD(7-0) after HA(9-0)	0		ns
t _{su14}	Setup time, CEx↓ before OE↓	0		ns
th13	Hold time, HA(9−0) after OE↑	20		ns
t _{su15}	Setup time, HA(9−0) before $\overline{\text{OE}} \downarrow$	30		ns
t _{h14}	Hold time, CEx↑ after OE↑	20		ns

host CPU attribute memory read cycle switching characteristics over recommended ranges of operating free-air temperature and supply voltage (see Figure 9)

	PARAMETER	MIN	MAX	UNIT
t _{dis3}	Disable time, HD(7−0) after CEx↑		100	ns
t _{dis4}	Disable time, HD(7−0) after OE↑		100	ns
t _{en3}	Enable time, HD(7−0) after CEx↓	5		ns
t _{en4}	Enable time, HD(7–0) after $\overline{\text{OE}}\downarrow$	5		ns



TL16PC564A PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER

SLLS172B - MAY 1994 - REVISED MARCH 1996

subsystem Intel mode timing requirements (32 MHz) (see Figure 10)

INTEL SYMBOL	JEDEC SYMBOL		MIN	MAX	UNIT
tLHLL	tw11	Pulse duration, ALE high	48		ns
tAVLL	^t su16	Setup time, SA8, SAD(7-0) valid to ALE low	21		ns
tPLLL	t _{d25}	Delay time, CS low to ALE low	21		ns
tLLAX	^t h15	Hold time, SA8, SAD(7-0) valid after ALE↓	21		ns
tLLWL	^t d26	Delay time, ALE low to WR low	16		ns
tLLRL	t _{d27}	Delay time, ALE low to RD low	16		ns
tWHLH	t _{d28}	Delay time, WR high to ALE high	21		ns
t _{AFRL}	t _{d29}	Delay time, SA8, SAD(7-0) in high-impedance state to RD low	0		ns
tRLRH	tw12	Pulse duration, RD low	120		ns
tWLWH	tw13	Pulse duration, WR low	120		ns
tRHAX	t _{d30}	Delay time, RD high to SA8, SAD(7-0) active	48		ns
tWHDX	^t h16	Hold time, SA8, SAD(7−0) valid after WR high	48		ns
tWHPH	t _{d31}	Delay time, WR high to CS high	21		ns
tRHPH	t _{d32}	Delay time, RD high to CS high	21		ns
tPHPL	tw14	Pulse duration, CS high	21		ns

subsystem Zilog mode timing requirements (20 MHz) (see Figure 11)

ZILOG SYMBOL	JEDEC SYMBOL		MIN	MAX	UNIT
tdA(AS)	t _{su17}	Setup time, SA8 and SAD(7-0) valid before AS high	20		ns
tdAS(A)	t _{d33}	Delay time, \overline{AS} high to SA8 and SAD(7-0) invalid	35		ns
tdAS(DR)	t _{d34}	Delay time, \overline{AS} high to data in on SAD(7–0)		150	ns
t _{wAS}	tw15	Pulse duration, AS low	35		ns
tdA(DS)	td35	Delay time, SA8 and SAD(7-0) invalid to $\overline{\text{DS}}$ low	0		ns
twDS(read)	tw16	Pulse duration, DS low (read)	125		ns
twDS(write)	tw17	Pulse duration, DS low (write)	65		ns
tdDS(DR)	td36	Delay time, DS low to data in valid		80	ns
thDS(DR)	t _{h17}	Hold time, DS high to data in invalid	0		ns
tdDS(A)	t _{h18}	Hold time, DS high to data out invalid	20		ns
tdDS(AS)	td37	Delay time, DS high to AS low	30		ns
tdDO(DS)	t _{d38}	Delay time, SAD(7-0) (write data from μP) valid to \overline{DS} low	10		ns
tdRW(AS)	t _d 39	Delay time, R/W active to AS high	20	, in the second	ns

TL16PC564A PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER

SLLS172B - MAY 1994 - REVISED MARCH 1996

subsystem Intel nonmultiplexed timing requirements (see Figure 12)

		MIN	MAX	UNIT
t _{su18}	Setup time, SA(8−0), CS valid to RD, WR↓	30		ns
tw18	Pulse duration, RD low	120		ns
tw19	Pulse duration, WR low	120		ns
tsu19	Setup time, SAD(7−0) valid to WR↑	50		ns
t _{en4}	Enable time, RD↓ to SAD(7-0) driving	5		ns
t _{d40}	Delay time, RD↓ to SAD(7-0) valid		105	ns
^t h19	Hold time, SA(8−0), CS valid after RD, WR↑	30		ns
th20	Hold time, SAD(7−0) valid after WR↑	30	•	ns
tdis3	Disable time, RD↑ to SAD(7-0) high impedance	5	15	ns

subsystem Zilog nonmultiplexed timing requirements (see Figure 13)

		MIN	MAX	UNIT
t _{su20}	Setup time, SA(8−0), CS, R/W valid to DS↓ (write)	90		ns
t _{su21}	Setup time, SA(8−0), CS, R/W valid to DS↓ (read)	30		ns
t _{w20}	Pulse duration, DS low (write)	65		ns
tw21	Pulse duration, DS low (read)	125		ns
t _{su22}	Setup time, SAD(7−0) valid to DS↑	50		ns
t _{en5}	Enable time, DS↓ to SAD(7-0) driving	5		ns
^t d41	Delay time, DS↓ to SAD(7-0) valid		105	ns
th21	Hold time, SA(8−0), CS, R/W valid after DS↑	30		ns
th22	Hold time, SAD(7−0), CS, R/W valid after DS↑	30		ns
^t dis4	Hold time, DS↑ to SAD(7-0) high impedance	5	15	ns

ARBCLK switching characteristics over recommended operating free-air temperature range (see Figure 14)

		TEST CONDITIONS	MIN	MAX	UNIT
	Overla time internal arbitration alock (ADDOLIVI - ADDOLIVI	V _{CC} = 3.3 V	26	Note 13	no
t _{C4}	Cycle time, internal arbitration clock (ARBCLKI ÷ ARBPGM)	V _{CC} = 5 V	14	Note 13	ns
	Cycle time arbitration alcale	V _{CC} = 3.3 V	26		
t _{c5}	Cycle time, arbitration clock	V _{CC} = 5 V	14		ns
4	Delevitive ADDOLIGA to ADDOLIGA (4)	V _{CC} = 3.3 V		13	
td42	Delay time, ARBCLKI↑ to ARBCLK0↑ (÷1)	V _{CC} = 5 V		7.3	ns
4.	Delevitime ADDOLIVI to ADDOLIVO (. 4)	V _{CC} = 3.3 V		15.5	
td43	Delay time, ARBCLKI↓ to ARBCLK0↓ (÷1)	V _{CC} = 5 V		10	ns
4 .	Delay time ARBCLKII to ARBCLKOI (÷2)	V _{CC} = 3.3 V		15.3	
t _{d44}		V _{CC} = 5 V		8.8	ns
4.	Delay time, ARBCLKI↑ to ARBCLK0↓ (÷2)	V _{CC} = 3.3 V		17.5	
^t d45		V _{CC} = 5 V		11	ns
	V _{CC} = 3.	V _{CC} = 3.3 V		19.5	
td46	Delay time, ARBCLKI↑ to ARBCLK0↑ (÷4)	V _{CC} = 5 V		11.5	ns
		V _{CC} = 3.3 V		21.5	
t _{d47}	Delay time, ARBCLKI↑ to ARBCLK0↓ (÷4)	V _{CC} = 5 V		13.5	ns
		V _{CC} = 3.3 V		22.7	
t _{d48}	Delay time, ARBCLKI↑ to ARBCLK0↑ (÷8)	V _{CC} = 5 V		13.5	ns
		V _{CC} = 3.3 V		25	
t _{d49}	Delay time, ARBCLKI↑ to ARBCLK0↓ (÷8)	V _{CC} = 5 V		15.7	ns

NOTE 13. t_{C4} max = N/6, where N = shortest (in ns) of the two attribute memory accesses, host CPU or subsystem.

reset timing requirements over recommended ranges of operating free-air temperature and supply voltage (unless otherwise noted) (see Figure 15)

		TEST CONDITIONS	MIN	MAX	UNIT
t _{w22}	Pulse duration, RESET active		8⋅t _{C5}		ns
t _{w23}	Pulse duration, RESET inactive		8⋅t _{C5}		ns
	Delay time, ARBCLKI↑ to RST low	V _{CC} = 3.3 V		10.4	20
td50		V _{CC} = 5 V		7.5	ns
t .=.	Delay time, ARBCLKI↑ to RST high impedance	V _{CC} = 3.3 V		13.9	ns
^t d51	Delay time, ARBCENT to RS1 high impedance	V _{CC} = 5 V		9.7	115

subsystem interrupt request timing requirements over recommended ranges of operating free-air temperature and supply voltage (see Figure 16)

		MIN	MAX	UNIT
t _{d52}	Delay time, WE↑ to IRQ↑ (see Note 14)	2t _{C5}	3t _{C5}	ARBCLKI cycles
t _{d53}	Delay time, SCR bit 6↑ to IRQ↓ (see Note 15)	t _{C5}	2t _{C5}	ARBCLKI cycles

NOTES: 14. Synchronized to rising edge of ARBCLKI

15. Synchronized to falling edge of ARBCLKI




host CPU status change timing requirements over recommended ranges of operating free-air temperature and supply voltage (see Figure 17)

		MIN	MAX	UNIT
t _{d54}	Delay time, subsystem write↑ to STSCHG↓ (see Note 14)	2t _{C5}	3t _{C5}	ARBCLKI cycles
t _{d55}	Delay time, OE↓ to STSCHG high impedance (see Note 15)	t _{C5}	2t _{C5}	ARBCLKI cycles

NOTES: 14. Synchronized to rising edge of ARBCLKI

15. Synchronized to falling edge of ARBCLKI




[†] The low portion of the UARTCLK cycle = 1 XIN cycle for PGMCLK integer values of 2 to 7 and 1.5 XIN cycles for PGMCLK noninteger values 2.5 to 7.5.

Figure 1. XIN Clock Timing Waveforms




[‡] The low portion of the UARTCLK cycle = 4 XIN cycles for PGMCLK integer values of 8 to 31 and 4.5 XIN cycles for PGMCLK noninteger values 8.5 to 31.5.



NOTE A: All timings are measured at the card. Skews and delays from the system driver/receiver to the card must be accounted for by the system design.

Figure 2. Host CPU I/O Read Timing Waveforms



NOTE A: All timings are measured at the card. Skews and delays from the system driver/receiver to the card must be accounted for by the system design.

Figure 3. Host CPU I/O Write Timing Waveforms




Figure 4. Transmitter Timing Waveforms






Figure 5. Receiver Timing Waveforms






Figure 6. Modem Control Timing Waveforms



NOTES: A. The hatched portion may be either high or low.

B. When the data I/O terminal is in the output state, no signals shall be applied to HD(7-0) by the system.


Figure 7. Host CPU Attribute Memory Write Timing Waveforms (WE Control)



NOTES: A. The hatched portion may be either high (H) or low (L).


- B. OE must be high (H).
- C. When the data I/O terminal is in the output state, no signals shall be applied to HD(7-0) by the system.

Figure 8. Host CPU Attribute Memory Write Timing Waveforms (CE Control)




NOTE A: The shaded portion may be either high or low.

Figure 9. Host CPU Attribute Memory Read Timing Waveforms



NOTE A: This figure is from the microprocessor perspective, not from the UART perspective.

Figure 10. Subsystem Intel Mode Timing Waveforms



NOTE A: This figure is from the microprocessor perspective, not from the UART perspective.

Figure 11. Subsystem Zilog Mode Timing Waveforms






Figure 12. Subsystem Intel Nonmultiplexed Timing Waveforms




Figure 13. Subsystem Zilog Nonmultiplexed Timing Waveforms




Figure 14. Arbitration Clock Timing Waveforms




Figure 15. Reset Timing Waveforms




Figure 16. IRQ Timing Waveforms




Figure 17. STSCHG Timing Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated