D OR NS<sup>†</sup> PACKAGE

SLLS202C - MAY 1995 - REVISED SEPTEMBER 1998

- Switching Rates up to 32 MHz
- Operates from a Single 3.3-V Supply
- Ultra-Low Power Dissipation . . . 27 mW Typ
- **Open-Circuit Fail Safe**
- -0.3-V to 5.5-V Common-Mode Range With ±200 mV Sensitivity
- Accepts 5-V Logic Inputs With a 3.3-V Supply
- Input Hysteresis . . . 50 mV Typ
- 235 mW With Four Receivers at 32 MHz
- Pin Compatible With AM26C32, AM26LS32, and MB570

#### (TOP VIEW) 16 🛮 V<sub>CC</sub> 1B L 15 🛮 4B 1A 🛮 2 1Y $\Pi$ 3 14 **| |** 4A G 🛮 4 13 **∏** 4Y 2Y 🛮 5 12 🛮 🗖 2A ∏ 11 **∏** 3Y 10 **∏** 3A 2B ∏ 7 GND [ 9 Пзв

† The NS package is only available left-ended taped and reeled.

#### description

The AM26LV32, BiCMOS, quadruple, differential line receiver with 3-state outputs is designed to be similar to TIA/EIA-422-B and ITU Recommendation V.11 receivers with reduced common-mode voltage range due to reduced supply voltage.

The device is optimized for balanced bus transmission at switching rates up to 32 MHz. The enable function is common to all four receivers and offers a choice of active-high or active-low inputs. The 3-state outputs permit connection directly to a bus-organized system. Each device features receiver high input impedance and input hysteresis for increased noise immunity, and input sensitivity of ±200 mV over a common-mode input voltage range from -0.3 V to 5.5 V. When the inputs are open circuited, the outputs are in the high logic state. This device is designed using the Texas Instruments (TI™) proprietary LinIMPACT-C60™ technology, facilitating ultra-low power consumption without sacrificing speed.

This device offers optimum performance when used with the AM26LV31 quadruple line drivers.

The AM26LV32C is characterized for operation from 0°C to 70°C.

#### **FUNCTION TABLE** (each receiver)

DIFFERENTIAL	ENABLES		OUTBUT	
INPUT	G	G	OUTPUT	
V <sub>ID</sub> ≥ 0.2 V	H	X	H	
	X	L	H	
-0.2 V < V <sub>ID</sub> < 0.2 V	H	X	?	
	X	L	?	
V <sub>ID</sub> ≤ −0.2 V	H	X	L	
	X	L	L	
Open circuit	H	X	H	
	X	L	H	
X	L	Н	Z	

H = high level, L = low level, X = irrelevant,Z = high impedance (off), ? = indeterminate




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinIMPACT-C60 and TI are trademarks of Texas Instruments Incorporated.




## logic symbol†




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## schematics of equivalent inputs and outputs



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> (see Note 1)	0.3 V to 6 V
Input voltage range, V <sub>I</sub> (A or B inputs)	–4 V to 8 V
Differential input voltage, V <sub>ID</sub> (see Note 2)	
Enable input voltage range	0.3 V to 6 V
Output voltage range, VO	0.3 V to 6 V
Maximum output current, IO	±25 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): D package	113°C/W
NS package .	111°C/W
Storage temperature range, T <sub>stq</sub>	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to the GND terminal.
  - 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.
  - 3. The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	3	3.3	3.6	V
High-level input voltage, VIH(EN)	2			V
Low-level input voltage, V <sub>IL(EN)</sub>			0.8	V
Common-mode input voltage, V <sub>IC</sub>	-0.3		5.5	V
Differential input voltage, V <sub>ID</sub>			±5.8	
High-level output current, IOH			<b>-</b> 5	mA
Low-level output current, IOL			5	mA
Operating free-air temperature, T <sub>A</sub>	0		70	°C



# AM26LV32C **LOW-VOLTAGE HIGH-SPEED QUADRUPLE DIFFERENTIAL LINE RECEIVER**

SLLS202C - MAY 1995 - REVISED SEPTEMBER 1998

### electrical characteristics over recommended supply-voltage and operating free-air temperature ranges (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IT+</sub>	Differential input high-threshold voltage					0.2	V
VIT-	Differential input low-threshold voltage			-0.2			V
٧ıK	Enable input clamp voltage	$I_{I} = -18 \text{ mA}$			-0.8	-1.5	V
Vон	High-level output voltage	$V_{ID} = 200 \text{ mV},$	$I_{OH} = -5 \text{ mA}$	2.4	3.2		V
VOL	Low-level output voltage	$V_{ID} = -200 \text{ mV},$	I <sub>OL</sub> = 5 mA		0.17	0.5	V
loz	High-impedance-state output current	$V_O = 0$ to $V_{CC}$				±50	μΑ
I <sub>IH</sub> (E)	High-level enable input current	$V_{CC} = 0 \text{ or } 3 \text{ V},$	V <sub>I</sub> = 5.5 V			10	
I <sub>IL</sub> (E)	Low-level enable input current	V <sub>CC</sub> = 3.6 V,	V <sub>I</sub> = 0 V			-10	μΑ
rı	Input resistance			7	12		kΩ
II	Input current	$V_I = 5.5 \text{ V or } -0.3 \text{ V},$	All other inputs GND			±700	μΑ
Icc	Supply current	$V_{I(E)} = V_{CC}$ or GND,	No load, line inputs open		8	17	mA
C <sub>pd</sub>	Power dissipation capacitance <sup>‡</sup>	One channel			150		pF

# switching characteristics, $V_{CC} = 3.3 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low- to high-level output	See Figure 1	8	16	20	ns
<sup>t</sup> PHL	Propagation delay time, high- to low-level output	See Figure 1	8	16	20	ns
t <sub>t</sub>	Transistion time (t <sub>r</sub> or t <sub>f</sub> )	See Figure 1		5		ns
<sup>t</sup> PZH	Output-enable time to high level	See Figure 2		17	40	ns
tPZL	Output-enable time to low level	See Figure 3		10	40	ns
<sup>t</sup> PHZ	Output-disable time from high level	See Figure 2		20	40	ns
tPLZ	Output-disable time from low level	See Figure 3		16	40	ns
tsk(p)	Pulse skew	See Note 4		4	6	ns
tsk(o)	Skew limit	See Note 5		4	6	ns
<sup>t</sup> sk(lim)	Skew limit (device to device)	See Note 6		6	9	ns


NOTES: 4.  $t_{Sk(p)}$  is  $|t_{PLH} - t_{PHL}|$  of each channel.

- 5. t<sub>sk(0)</sub> is the maximum difference in propagation delay times between any two channels of one device.
  6. t<sub>sk(lim)</sub> is the maximum difference in propagation delay times between any two channels of any two devices.




 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 3.3 V and T<sub>A</sub> = 25°C.  $^{\ddagger}$  C<sub>pd</sub> determines the no-load dynamic current: I<sub>S</sub> = C<sub>pd</sub> × V<sub>CC</sub> × f + I<sub>CC</sub>.

#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $Z_O = 50 \Omega$ , PRR = 10 MHz,  $t_f$  and  $t_f$  (10% to 90%)  $\leq$  2 ns, 50% duty cycle.
  - B. C<sub>I</sub> includes probe and jig capacitance.
  - C. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted waveform  $\overline{G}$ .


Figure 1. tpLH and tpHL Test Circuit and Voltage Waveforms



- NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $Z_O = 50 \Omega$ , PRR = 10 MHz,  $t_f$  and  $t_f$  (10% to 90%)  $\leq$  2 ns, 50% duty cycle.
  - B. C<sub>L</sub> includes probe and jig capacitance.
  - C. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted waveform  $\overline{G}$ .

Figure 2. t<sub>PZH</sub> and t<sub>PHZ</sub> Test Circuit and Voltage Waveforms





NOTES: A. The input pulse is supplied by a generator having the following characteristics:  $Z_O = 50 \Omega$ , PRR = 10 MHz,  $t_f$  and  $t_f$  (10% to 90%)  $\leq$  2ns, 50% duty cycle.

- B. C<sub>L</sub> includes probe and jig capacitance.
- C. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted waveform  $\overline{G}$ .

Figure 3.  $t_{\mbox{\scriptsize PZL}}$  and  $t_{\mbox{\scriptsize PLZ}}$  Test Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated