

- **4:28 Data Channel Expansion at up to 1.820 Gigabits per Second Throughput**
- **Suited for Point-to-Point Subsystem Communication With Very Low EMI**
- **4 Data Channels and Clock Low-Voltage Differential Channels In and 28 Data and Clock Out Low-Voltage TTL Channels Out**
- **Operates from a Single 3.3-V Supply and 250 mW (Typ)**
- **5-V Tolerant  $\overline{\text{SHTDN}}$  Input**
- **Rising Clock Edge Triggered Outputs**
- **Bus Pins Tolerate 4-kV HBM ESD**
- **Packaged in Thin Shrink Small-Outline Package with 20 Mil Terminal Pitch**
- **Consumes <1 mW When Disabled**
- **Wide Phase-lock Input Frequency Range 31 MHz to 65 MHz**
- **No External Components Required for PLL**
- **Meets or Exceed the Requirements of ANSI EIA/TIA-644 Standard**
- **Industrial Temperature Qualified**  
 $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$
- **Replacement for the DS90CR286**

**DGG PACKAGE  
(TOP VIEW)**

D22	1	56	V <sub>CC</sub>
D23	2	55	D21
D24	3	54	D20
GND	4	53	D19
D25	5	52	GND
D26	6	51	D18
D27	7	50	D17
LVDSGND	8	49	D16
A0M	9	48	V <sub>CC</sub>
A0P	10	47	D15
A1M	11	46	D14
A1P	12	45	D13
LVDSV <sub>CC</sub>	13	44	GND
LVDSGND	14	43	D12
A2M	15	42	D11
A2P	16	41	D10
CLKINM	17	40	V <sub>CC</sub>
CLKINP	18	39	D9
A3M	19	38	D8
A3P	20	37	D7
LVDSGND	21	36	GND
PLL <sub>GND</sub>	22	35	D6
PLL <sub>V<sub>CC</sub></sub>	23	34	D5
PLL <sub>GND</sub>	24	33	D4
$\overline{\text{SHTDN}}$	25	32	D3
CLKOUT	26	31	V <sub>CC</sub>
D0	27	30	D2
GND	28	29	D1

## description

The SN65LVDS94 LVDS Serdes receiver contains four serial-in 7-bit parallel-out shift registers, a 7× clock synthesizer, and five low-voltage differential signaling (LVDS) line receivers in a single integrated circuit. These functions allow receipt of synchronous data from a compatible transmitter, such as the SN65LVDS93 and SN65LVDS95, over five balanced-pair conductors and expansion to 28 bits of single-ended LVTTTL synchronous data at a lower transfer rate.

When receiving, the high-speed LVDS data is received and loaded into registers at the rate seven times the LVDS input clock (CLKIN). The data is then unloaded to a 28-bit wide LVTTTL parallel bus at the CLKIN rate. A phase-locked loop clock synthesizer circuit generates a 7× clock for internal clocking and an output clock for the expanded data. The SN65LVDS94 presents valid data on the rising edge of the output clock (CLKOUT).

The SN65LVDS94 requires only five line termination resistors for the differential inputs and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user intervention is the possible use of the Shutdown/Clear ( $\overline{\text{SHTDN}}$ ) active-low input to inhibit the clock and shut off the LVDS receivers for lower power consumption. A low-level on this signal clears all internal registers to a low-level.

The SN65LVDS94 is characterized for operation over ambient air temperatures of  $-40^\circ\text{C}$  to  $85^\circ\text{C}$ .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1998, Texas Instruments Incorporated

# SN65LVDS94 LVDS SERDES RECEIVER

SLLS298A – MAY 1998 – REVISED NOVEMBER 1998

## functional block diagram



# SN65LVDS94 LVDS SERDES RECEIVER

SLLS298A – MAY 1998 – REVISED NOVEMBER 1998





Figure 1. 'LVDS94 Load and Shift Sequences

equivalent input and output schematic diagrams



# SN65LVDS94

## LVDS SERDES RECEIVER

SLLS298A – MAY 1998 – REVISED NOVEMBER 1998

### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, $V_{CC}$ (see Note 1)	–0.3 V to 4 V
Voltage range at any terminal (except $\overline{SHTDN}$ )	–0.5 V to $V_{CC} + 0.5$ V
Voltage range at $\overline{SHTDN}$ terminal	–0.5 V to $V_{CC} + 3$ V
Electrostatic discharge (see Note 2): Bus pins (Class 3A)	4 KV
Bus pins (Class 2B)	200 V
All pins (Class 3A)	3 KV
All pins (Class 2B)	200 V
Continuous total power dissipation	(see Dissipation Rating Table)
Operating free-air temperature range, $T_A$	–40°C to 85°C
Storage temperature range, $T_{stg}$	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to the GND terminals unless otherwise noted.  
 2. This rating is measured using MIL-STD-883C Method, 3015.7.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR‡ ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING
DGG	1400 mW	11 mW/°C	905 mW	740 mW

‡ This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, $V_{CC}$	3	3.3	3.6	V
High-level input voltage ( $\overline{SHTDN}$ ), $V_{IH}$	2			V
Low-level input voltage ( $\overline{SHTDN}$ ), $V_{IL}$			0.8	V
Magnitude of differential input voltage, $ V_{ID} $	0.1		0.6	V
Common-mode input voltage, $V_{IC}$ (see Figures 2 and 3)	$\frac{ V_{ID} }{2}$		$2.4 \times \frac{ V_{ID} }{2}$	V
			$V_{CC} - 0.8$	
Operating free-air temperature, $T_A$	–40		85	°C

### timing requirements

	MIN	NOM	MAX	UNIT
$t_c^{\S}$ Input clock period	14.7	$t_c$	32.4	Vns

§  $t_c$  is defined as the mean duration of a minimum of 32,000 clock periods.



**electrical characteristics over recommended operating conditions (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V <sub>IT+</sub>	Positive-going differential input voltage threshold				100	mV
V <sub>IT-</sub>	Negative-going differential input voltage threshold‡		-100			
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -4 mA	2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4 mA			0.4	V
I <sub>CC</sub>	Quiescent current (average)	Disabled, all inputs open			280	μA
		Enabled, AnP at 1 V and AnM at 1.4 V, t <sub>c</sub> = 15.38 ns		62	84	mA
		Enabled, C <sub>L</sub> = 8 pF (5 places), Worstcase pattern (see Figure 4), t <sub>c</sub> = 15.38 ns		107		
I <sub>IH</sub>	High-level input current ( <u>SHTDN</u> )	V <sub>IH</sub> = V <sub>CC</sub>			±20	μA
I <sub>IL</sub>	Low-level input current ( <u>SHTDN</u> )	V <sub>IL</sub> = 0 V			±20	μA
I <sub>IN</sub>	Input current (A inputs)	0 V ≤ V <sub>I</sub> ≤ 2.4 V			±20	μA
I <sub>OZ</sub>	High-impedance output current	V <sub>O</sub> = 0 V or V <sub>CC</sub>			±10	μA

† All typical values are V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

‡ The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for the negative-going input voltage threshold only.

**switching characteristics over recommended operating conditions (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
t <sub>su</sub>	Data setup time, D0 through D27 to CLKOUT	C <sub>L</sub> = 8 pF,	See Figure 5	4	6		ns
t <sub>hold</sub>	Data hold time, CLKOUT to D0 through D27			4	6		
t <sub>RSKM</sub>	Receiver input skew margin§ (see Figure 7)	t <sub>c</sub> = 15.38 ns (±0.2%),  Input clock jitter  < 50 ps¶	T <sub>A</sub> = 0°C to 85°C	490	800		ps
			T <sub>A</sub> = -40°C to 0°C	390			
t <sub>d</sub>	Delay time, input clock to output clock (see Figure 7)	t <sub>c</sub> = 15.38 ns (±0.2%)			8.7		ns
Δt <sub>C(O)</sub>	Change in output clock period from cycle to cycle#	t <sub>c</sub> = 15.38 + 0.75 sin(2π500E3t) ± 0.05 ns, See Figure 7			±80		ps
		t <sub>c</sub> = 15.38 + 0.75 sin(2π3E6t) ± 0.05 ns, See Figure 7			±300		
t <sub>en</sub>	Enable time, <u>SHTDN</u> to phase lock	See Figure 8			1		ms
t <sub>dis</sub>	Disable time, <u>SHTDN</u> to Off state	See Figure 9			400		ns
t <sub>t</sub>	Output transition time (t <sub>r</sub> or t <sub>f</sub> )	C <sub>L</sub> = 8 pF			3		ns
t <sub>H</sub>	Output clock pulse duration				0.43 t <sub>c</sub>		ns

§ t<sub>RSKM</sub> is the timing margin available to allocate to the transmitter and interconnection skews and clock jitter. It is defined by

$$\frac{t_c}{14} - t_s/h.$$

¶ |Input clock jitter| is the magnitude of the change in the input clock period.

# Δt<sub>C(O)</sub> is the change in the output clock period from one cycle to the next cycle observed over 15,000 cycles.

PARAMETER MEASUREMENT INFORMATION




Figure 2. Voltage Definitions

COMMON-MODE INPUT VOLTAGE  
vs  
DIFFERENTIAL INPUT VOLTAGE AND VCC




Figure 3. Recommended  $V_{IC}$  Versus  $V_{ID}$  and  $V_{CC}$

PARAMETER MEASUREMENT INFORMATION




Figure 4. Worst-Case Power Test Pattern

‡ The worst-case test pattern produces nearly the maximum switching frequency for all of the LV-TTL outputs.





Figure 5. Set-Up and Hold Time Measurements

# SN65LVDS94 LVDS SERDES RECEIVER

SLLS298A – MAY 1998 – REVISED NOVEMBER 1998

## PARAMETER MEASUREMENT INFORMATION



CLKIN is advanced or delayed with respect to data until errors are observed at the receiver outputs. The magnitude of the advance or delay is  $t_{RSKM}$ .




Figure 6. Receiver Input Skew Margin and  $t_d$  Definitions



PARAMETER MEASUREMENT INFORMATION




Figure 7. Output Clock Jitter Test Set Up




Figure 8. Enable Time Waveforms




Figure 9. Disable Time Waveforms

# SN65LVDS94 LVDS SERDES RECEIVER

SLLS298A – MAY 1998 – REVISED NOVEMBER 1998

## TYPICAL CHARACTERISTICS

### LVDS SERDES TRANSMITTER AND RECEIVER PLL JITTER RESPONSE




Figure 10

### WORST-CASE SUPPLY CURRENT VS FREQUENCY




Figure 11



APPLICATION INFORMATION

16-Bit Bus Extension

In a 16-bit bus application (Figure 12), TTL data and clock coming from bus transceivers that interface the backplane bus arrive at the Tx parallel inputs of the LVDS Serdes transmitter. The clock associated with the bus is also connected to the device. The on-chip PLL synchronizes this clock with the parallel data at the input. The data is then multiplexed into three different line drivers which perform the TTL to LVDS conversion. The clock is also converted to LVDS and presented to a separate driver. This synchronized LVDS data and clock at the receiver, which recovers the LVDS data and clock, performs a conversion back to TTL. Data is then demultiplexed into a parallel format. An on-chip PLL synchronizes the received clock with the parallel data and then all are presented to the parallel output port of the receiver.




Figure 12. 16-Bit Bus Extension

16-Bit Bus Extension With Parity

In the previous application we didn't have a checking bit that would provide assurance that the data crosses the link. If we add to the previous example a parity bit, we would have a similar diagram like the one in Figure 13. The device following the SN74FB2032 is a low cost parity generator. Each transmit-side transceiver/parity generator takes the LVTTTL data from the corresponding transceiver, performs a parity calculation over the byte, and then passes the bits with its calculated parity value on the parallel input of the LVDS Serdes transmitter. Again, the on-chip PLL synchronizes this transmit clock with the eighteen parallel bits (16 data + 2 parity) at the input. The synchronized LVDS data/parity and clock arrive at the receiver.

The receiver performs the conversion from LVDS to LVTTTL and the transceiver/parity generator performs the parity calculations. These devices compare their corresponding input bytes with the value received on the parity bit. The transceiver/parity generator will assert its parity error output if a mismatch is detected.

# SN65LVDS94 LVDS SERDES RECEIVER

SLLS298A – MAY 1998 – REVISED NOVEMBER 1998

## APPLICATION INFORMATION




Figure 13. 16-Bit Bus Extension With Parity

### Low Cost Virtual Backplane Transceiver

Figure 14 represents LVDS Serdes in an application as a virtual backplane transceiver (VBT). The concept of a VBT can be achieved by implementing individual LVDS Serdes chipsets in both directions of subsystem serialized links.

Depending on the application, the designer will face varying choices when implementing a VBT. In addition to the devices shown in Figure 14, functions such as parity and delay lines for control signals could be included. Using additional circuitry, half-duplex or full-duplex operation can be achieved by configuring the clock and control lines properly.

The designer may choose to implement an independent clock oscillator at each end of the link and then use a PLL to synchronize LVDS Serdes's parallel I/O to the backplane bus. Resynchronizing FIFOs may also be required.





Figure 14. Virtual Backplane Transceiver

MECHANICAL DATA

DGG (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

48 PIN SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.