
SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

- Trimmed Offset Voltage: TLC27M7 . . . 500 μV Max at 25°C, V<sub>DD</sub> = 5 V
- Input Offset Voltage Drift . . . Typically 0.1 μV/Month, Including the First 30 Days
- Wide Range of Supply Voltages Over Specified Temperature Ranges: 0°C to 70°C ... 3 V to 16 V -40°C to 85°C ... 4 V to 16 V -55°C to 125°C ... 4 V to 16 V
- Single-Supply Operation
- Common-Mode Input Voltage Range Extends Below the Negative Rail (C-Suffix, I-Suffix Types)

- Low Noise . . . Typically 32 nV/√Hz at f = 1 kHz
- Low Power . . . Typically 2.1 mW at 25°C, V<sub>DD</sub> = 5 V
- Output Voltage Range Includes Negative Rail
- High Input impedance . . .  $10^{12} \Omega$  Typ
- ESD-Protection Circuitry
- Small-Outline Package Option Also Available in Tape and Reel
- Designed-In Latch-Up Immunity



 $V_{IO}$  – Input Offset Voltage –  $\mu$ V

	Viemov		PACKA	GE	
TA	V <sub>IO</sub> max AT 25°C	SMALL OUTLINE (D)	CHIP CARRIER (FK)	CERAMIC DIP (JG)	PLASTIC DIP (P)
	500 μV	TLC27M7CD	—	—	TLC27M7CP
0°C to 70°C	2 mV	TLC27M2BCD	—	—	TLC27M2BCP
0010700	5 mV	TLC27M2ACD	—	—	TLC27M2ACP
	10 mV	TLC27M2CD			TLC27M2CP
	500 μV	TLC27M7ID	—	—	TLC27M7IP
−40°C to 85°C	2 mV	TLC27M2BID	—	—	TLC27M2BIP
-40 C 10 85 C	5 mV	TLC27M2AID	—	—	TLC27M2AIP
	10 mV	TLC27M2ID	—	—	TLC27M2IP
–55°C to 125°C	500 μV	TLC27M7MD	TLC27M7MFK	TLC27M7MJG	TLC27M7MP
-55 0 10 125 0	10 mV	TLC27M2MD	TLC27M2MFK	TLC27M2MJG	TLC27M2MP

**AVAILABLE OPTIONS** 

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLC27M7CDR).

LinCMOS is a trademark of Texas Instruments Incorporated.



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

#### description

The TLC27M2 and TLC27M7 dual operational amplifiers combine a wide range of input offset voltage grades with low offset voltage drift, high input impedance, low noise, and speeds approaching that of general-purpose bipolar devices. These devices use Texas instruments silicon-gate LinCMOS technology, which provides offset voltage stability far exceeding the stability available with conventional metal-gate processes.

The extremely high input impedance, low bias currents, and high slew rates make these cost-effective devices ideal for applications which have previously been reserved for general-purpose bipolar products,but with only a fraction of the power consumption. Four offset voltage grades are available (C-suffix and I-suffix types), ranging from the low-cost TLC27M2 (10 mV) to the high-precision TLC27M7 (500  $\mu$ V). These advantages, in combination with good common-mode rejection and supply voltage rejection, make these devices a good choice for new state-of-the-art designs as well as for upgrading existing designs.

In general, many features associated with bipolar technology are available on LinCMOS<sup>™</sup> operational amplifiers, without the power penalties of bipolar technology. General applications such as transducer interfacing, analog calculations, amplifier blocks, active filters, and signal buffering are easily designed with the TLC27M2 and TLC27M7. The devices also exhibit low voltage single-supply operation, making them ideally suited for remote and inaccessible battery-powered applications. The common-mode input voltage range includes the negative rail.

A wide range of packaging options is available, including small-outline and chip-carrier versions for high-density system applications.


The device inputs and outputs are designed to withstand -100-mA surge currents without sustaining latch-up.

The TLC27M2 and TLC27M7 incorporate internal ESD-protection circuits that prevent functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.

The C-suffix devices are characterized for operation from 0°C to 70°C. The I-suffix devices are characterized for operation from -40°C to 85°C. The M-suffix devices are characterized for operation over the full military temperature range of -55°C to 125°C.



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994



equivalent schematic (each amplifier)



#### SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>DD</sub> (see Note 1) Differential input voltage, V <sub>ID</sub> (see Note 2)	
Input voltage range, V <sub>I</sub> (any input)	
Input current, I <sub>1</sub>	
Output current, I <sub>O</sub> (each output)	
Total current into V <sub>DD</sub>	
Total current out of GND	
Duration of short-circuit current at (or below) 25°C (see Note 3)	Unlimited
Continuous total dissipation	See Dissipation Rating Table
Continuous total dissipation Operating free-air temperature, T <sub>A</sub> : C suffix	
	0°C to 70°C
Operating free-air temperature, T <sub>A</sub> : C suffix	
Operating free-air temperature, T <sub>A</sub> : C suffix I suffix	
Operating free-air temperature, T <sub>A</sub> : C suffix I suffix M suffix	
Operating free-air temperature, T <sub>A</sub> : C suffix I suffix M suffix Storage temperature range	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.

2. Differential voltages are at IN+ with respect to IN-.

3. The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).

#### DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	210 mW
Р	1000 mW	8.0 mW/°C	640 mW	520 mW	

#### recommended operating conditions

		C SU	FFIX	I SUF	FIX	M SU	FFIX	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Supply voltage, VDD		3	16	4	16	4	16	V
	$V_{DD} = 5 V$	-0.2	3.5	-0.2	3.5	0	3.5	V
Common-mode input voltage, $V_{IC}$	V <sub>DD</sub> = 10 V	-0.2	8.5	-0.2	8.5	0	8.5	V
Operating free-air temperature, TA		0	70	-40	85	-55	125	°C



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

## electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 5 V (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	T <sub>A</sub> †		.C27M2 .C27M2 .C27M2 .C27M2 .C27M7	AC BC	UNIT
						MIN	TYP	MAX	
		TLC27M2C	$V_0 = 1.4 V_{,}$	$V_{IC} = 0,$	25°C		1.1	10	
			R <sub>S</sub> = 50 Ω,	RJ = 100 kΩ	Full range			12	mV
		TLC27M2AC	$V_0 = 1.4 V_{,}$	$V_{IC} = 0,$	25°C		0.9	5	
VIO	Input offset voltage		R <sub>S</sub> = 50 Ω,	RJ = 100 kΩ	Full range			6.5	
		TLC27M2BC	$V_0 = 1.4 V_{,}$	$V_{IC} = 0,$	25°C		220	2000	
			R <sub>S</sub> = 50 Ω,	R <sub>I</sub> = 100 kΩ	Full range			3000	μV
		TLC27M7C	$V_0 = 1.4 V,$	$V_{IC} = 0,$	25°C		185	500	
			R <sub>S</sub> = 50 Ω,	R <sub>I</sub> = 100 kΩ	Full range			1500	
αVIO	Average temperature c offset voltage	pefficient of input			25°C to 70°C		1.7		μV/°C
li e	Input offset current (see	Note 4)	V <sub>O</sub> = 2.5 V,	V <sub>IC</sub> = 2.5 V	25°C		0.1		n۸
IО	Input offset current (see	Note 4)	vO = 2.5 v,	VIC = 2.5 V	70°C		7	300	pА
lun.	Input biog ourropt (acc	Noto ()		$V_{10} = 25 V_{10}$	25°C		0.6		pА
IВ	Input bias current (see	NOLE 4)	V <sub>O</sub> = 2.5 V,	VIC = 2.5 V	70°C		40	600	рА
	Common-mode input v	oltage range			25°C	-0.2 to 4	-0.3 to 4.2		V
VICR	(see Note 5)				Full range	-0.2 to 3.5			V
					25°C	3.2	3.9		
Vон	High-level output voltage	le	V <sub>ID</sub> = 100 mV,	RL = 100 kΩ	0°C	3	3.9		V
					70°C	3	4		
					25°C		0	50	
VOL	Low-level output voltag	e	$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	0°C		0	50	mV
					70°C		0	50	
					25°C	25	170		
AVD	Large-signal differentia amplification	voltage	$V_{O} = 0.25 V \text{ to } 2 V,$	$R_L = 100 \text{ k}\Omega$	0°C	15	200		V/mV
	ampinication				70°C	15	140		
					25°C	65	91		
CMRR	Common-mode rejection	n ratio	$V_{IC} = V_{ICR}min$		0°C	60	91		dB
					70°C	60	92		
			1		25°C	70	93		
ksvr	Supply-voltage rejectio	n ratio	$V_{DD} = 5 V \text{ to } 10 V,$	V <sub>O</sub> = 1.4 V	0°C	60	92		dB
	$(\Delta V_{DD} / \Delta V_{IO})$			-	70°C	60	94		
					25°C		210	560	
IDD	Supply current (two am	plifiers)	$V_{O} = 2.5 V$ , No load	V <sub>IC</sub> = 2.5 V,	0°C		250	640	μA
			I NO IUdu		70°C		170	440	

<sup>†</sup> Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

### electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 10 V (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	τ <sub>A</sub> †	TL TL TL	.C27M2 .C27M2 .C27M2 .C27M2 .C27M7	AC BC C	UNIT
					25°C	MIN	<b>TYP</b> 1.1	<b>MAX</b> 10	
		TLC27M2C	V <sub>O</sub> = 1.4 V, R <sub>S</sub> = 50 Ω,	V <sub>IC</sub> = 0, R <sub>L</sub> = 100 kΩ	Full range		1.1	10	
			-	_	25°C		0.9	5	mV
		TLC27M2AC	V <sub>O</sub> = 1.4 V, R <sub>S</sub> = 50 Ω,	V <sub>IC</sub> = 0, R <sub>L</sub> = 100 kΩ	Full range		0.0	6.5	
VIO	Input offset voltage		V <sub>O</sub> = 1.4 V,	VIC = 0,	25°C		224	2000	
		TLC27M2BC	$R_{S} = 50 \Omega,$	$R_L = 100 \text{ k}\Omega$	Full range			3000	.,
		TI 0071470	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		190	800	μV
		TLC27M7C	R <sub>S</sub> = 50 Ω,	$R_L = 100 \text{ k}\Omega$	Full range			1900	
ανιο	Average temperature co offset voltage	pefficient of input			25°C to 70°C		2.1		μV/°C
	lanut affact summark (as	Nete ()	N 5.V	N 5 M	25°C		0.1		- 0
IIO	Input offset current (see	e Note 4)	$V_{O} = 5 V,$	$V_{IC} = 5 V$	70°C		7	300	pА
lun	Input biog ourrept (acc	Note ()		$\mathcal{M} = 5 \mathcal{M}$	25°C		0.7		۳Å
IВ	Input bias current (see	NOLE 4)	V <sub>O</sub> = 5 V,	V <sub>IC</sub> = 5 V	70°C		50	600	pА
	Common-mode input vo	oltage range			25°C	-0.2 to 9	-0.3 to 9.2		V
VICR	(see Note 5)				Full range	-0.2 to 8.5			V
					25°C	8	8.7		
Vон	High-level output voltag	e	V <sub>ID</sub> = 100 mV,	$R_L = 100 \text{ k}\Omega$	0°C	7.8	8.7		V
					70°C	7.8	8.7		
					25°C		0	50	
VOL	Low-level output voltage	е	$V_{ID} = -100 \text{ mV},$	IOT = 0	0°C		0	50	mV
					70°C		0	50	
	Large-signal differential	voltage			25°C	25	275		
AVD	amplification	vollage	$V_{O} = 1 V \text{ to } 6 V,$	$R_L = 100 \text{ k}\Omega$	0°C	15	320		V/mV
			ļ		70°C	15	230		
					25°C	65	94		
CMRR	Common-mode rejection	n ratio	$V_{IC} = V_{ICR}min$		0°C	60	94		dB
					70°C	60	94		
	Supply-voltage rejection	n ratio			25°C	70	93		
<sup>k</sup> SVR	$(\Delta V_{DD}/\Delta V_{IO})$		$V_{DD} = 5 V \text{ to } 10 V,$	V <sub>O</sub> = 1.4 V	0°C	60	92		dB
					70°C	60	94		
1	Current automatic filmer		V <sub>O</sub> = 5 V,	V <sub>IC</sub> = 5 V,	25°C		285	600	
IDD	Supply current (two am	piiriers)	No load		0°C		345	800	μA
					70°C		220	560	

<sup>†</sup> Full range is 0°C to 70°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

## electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 5 V (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	т <sub>А</sub> †		.C27M2  .C27M2  .C27M2  .C27M2	AI BI	UNIT
						MIN	TYP	MAX	
		TI 007M01	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		1.1	10	
		TLC27M2I	R <sub>S</sub> = 50 Ω,	$R_L = 100 \text{ k}\Omega$	Full range			13	
		TI 007M0AL	V <sub>O</sub> = 1.4 V,	$V_{IC} = 0,$	25°C		0.9	5	mV
\/		TLC27M2AI	R <sub>S</sub> = 50 Ω,	$R_L = 100 \text{ k}\Omega$	Full range			7	
VIO	Input offset voltage	TLC27M2BI	V <sub>O</sub> = 1.4 V,	$V_{IC} = 0,$	25°C		220	2000	
		TLC2/W2BI	R <sub>S</sub> = 50 Ω,	$R_L = 100 \text{ k}\Omega$	Full range			3500	μV
		TLC27M7I	V <sub>O</sub> = 1.4 V,	$V_{IC} = 0,$	25°C		185	500	μν
			R <sub>S</sub> = 50 Ω,	$R_L = 100 \text{ k}\Omega$	Full range			2000	
αVIO	Average temperature co offset voltage	efficient of input			25°C to 85°C		1.7		μV/°C
					25°C		0.1		
10	Input offset current (see	Note 4)	V <sub>O</sub> = 2.5 V,	V <sub>IC</sub> = 2.5 V	85°C		24	1000	рA
					25°C		0.6		
IВ	Input bias current (see N	lote 4)	V <sub>O</sub> = 2.5 V,	VIC = 2.5 V	85°C		200	2000	pА
	Common-mode input vo	Itage range			25°C	-0.2 to 4	-0.3 to 4.2		V
VICR	(see Note 5)				Full range	-0.2 to 3.5			V
					25°C	3.2	3.9		
Vон	High-level output voltage	e	V <sub>ID</sub> = 100 mV,	$R_L = 100 \text{ k}\Omega$	-40°C	3	3.9		V
					85°C	3	4		
					25°C		0	50	
VOL	Low-level output voltage	•	$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	-40°C		0	50	mV
					85°C		0	50	
					25°C	25	170		
AVD	Large-signal differential amplification	voltage	$V_{O} = 0.25 V \text{ to } 2 V,$	$R_L = 100 \text{ k}\Omega$	−40°C	15	270		V/mV
	amplification				85°C	15	130		
					25°C	65	91		
CMRR	Common-mode rejection	n ratio	$V_{IC} = V_{ICR}min$		-40°C	60	90		dB
					85°C	60	90		
					25°C	70	93		
<sup>k</sup> SVR	Supply-voltage rejection (ΔVDD/ΔVIO)	ratio	$V_{DD} = 5 V \text{ to } 10 V,$	V <sub>O</sub> = 1.4 V	-40°C	60	91		dB
					85°C	60	94		
					25°C		210	560	
IDD	Supply current (two amp	olifiers)	$V_{O} = 2.5 V$ , No load	V <sub>IC</sub> = 2.5 V,	-40°C		315	800	μΑ
					85°C		160	400	

<sup>†</sup> Full range is –40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

### electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 10 V (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	T <sub>A</sub> †	דו דו דו	_C27M2 _C27M2 _C27M2 _C27M2 _C27M7	AI BI I	UNIT
		-i				MIN	TYP	MAX	
		TLC27M2I	$V_0 = 1.4 V,$	$V_{IC} = 0,$	25°C		1.1	10	
			R <sub>S</sub> = 50 Ω,	RL = 100 kΩ	Full range			13	mV
		TLC27M2AI	$V_0 = 1.4 V,$	$V_{IC} = 0,$	25°C		0.9	5	
VIO	Input offset voltage		R <sub>S</sub> = 50 Ω,	RL = 100 kΩ	Full range			7	
		TLC27M2BI	$V_{O} = 1.4 V,$ R <sub>S</sub> = 50 $\Omega,$	$V_{IC} = 0,$	25°C		224	2000	
			<u> </u>	R <sub>L</sub> = 100 kΩ	Full range			3500	μV
		TLC27M7I	$V_0 = 1.4 V,$	$V_{IC} = 0,$	25°C		190	800	
			R <sub>S</sub> = 50 Ω,	RL = 100 kΩ	Full range			2900	
αVIO	Average temperature coeff offset voltage	icient of input			25°C to 85°C		2.1		μV/°C
10	Input offset current (see No	(1 + 1)	V <sub>O</sub> = 5 V,	V <sub>IC</sub> = 5 V	25°C		0.1		pА
υÖ		, ic 4)	VO = 5 V,	VIC = 5 V	85°C		26	1000	PA
					25°C		0.7		
I <sub>IB</sub>	Input bias current (see Not	e 4)	V <sub>O</sub> = 5 V,	$V_{IC} = 5 V$	85°C		220	200 0	рА
	Common-mode input volta	ge range			25°C	-0.2 to 9	-0.3 to 9.2		V
VICR	(see Note 5)				Full range	-0.2 to 8.5			V
					25°C	8	8.7		
Vон	High-level output voltage		V <sub>ID</sub> = 100 mV,	$R_L = 100 \text{ k}\Omega$	-40°C	7.8	8.7		V
					85°C	7.8	8.7		
					25°C		0	50	
Vol	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	-40°C		0	50	mV
					85°C		0	50	
					25°C	25	275		
AVD	Large-signal differential vol amplification	tage	$V_{O} = 1 V \text{ to } 6 V,$	$R_L = 100 \text{ k}\Omega$	-40°C	15	390		V/mV
					85°C	15	220		
					25°C	65	94		
CMRR	Common-mode rejection ra	atio	$V_{IC} = V_{ICR}min$		-40°C	60	93		dB
					85°C	60	94		
					25°C	70	93		
ksvr	Supply-voltage rejection ra (ΔV <sub>DD</sub> /ΔV <sub>IO</sub> )	tio	$V_{DD} = 5 V \text{ to } 10 V,$	V <sub>O</sub> = 1.4 V	-40°C	60	91		dB
					85°C	60	94		
					25°C		285	600	
IDD	Supply current		$V_{O} = 5 V$ , No load	$V_{IC} = 5 V,$	-40°C		450	900	μA
					85°C		205	520	

<sup>†</sup>Full range is –40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

## electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 5 V (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	т <sub>А</sub> †		C27M2		UNIT
						MIN	TYP	MAX	
		TLC27M2M	V <sub>O</sub> = 1.4 V,	VIC = 0,	25°C		1.1	10	
Vie	Input offset voltage		R <sub>S</sub> = 50 Ω,	$R_L = 100 \text{ k}\Omega$	Full range			12	mV
VIO	input onset voltage	TLC27M7M	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		185	500	IIIV
			R <sub>S</sub> = 50 Ω,	RL = 100 kΩ	Full range			3750	
αVIO	Average temperature coeff offset voltage	cient of input			25°C to 125°C		1.7		μV/°C
l. e	Input offerst surrent (ass No	to (1)			25°C		0.1		pА
10	Input offset current (see No	ne 4)	V <sub>O</sub> = 2.5 V,	V <sub>IC</sub> = 2.5 V	125°C		1.4	15	nA
1	Innut high ourreast (and Not	a (1)			25°C		0.6		pА
IВ	Input bias current (see Note	3 4)	V <sub>O</sub> = 2.5 V,	V <sub>IC</sub> = 2.5 V	125°C		9	35	nA
V	Common-mode input volta	ge range			25°C	0 to 4	-0.3 to 4.2		V
VICR	(see Note 5)	-			Full range	0 to 3.5			V
					25°C	3.2	3.9		
Vон	High-level output voltage		V <sub>ID</sub> = 100 mV,	$R_L = 100 \text{ k}\Omega$	−55°C	3	3.9		V
					125°C	3	4		
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	−55°C		0	50	mV
					125°C		0	50	
					25°C	25	170		
AVD	Large-signal differential vol amplification	tage	$V_{O} = 0.25 V \text{ to } 2 V,$	$R_L = 100 \text{ k}\Omega$	−55°C	15	290		V/m∖
	ampinioation				125°C	15	120		
					25°C	65	91		
CMRR	Common-mode rejection ra	itio	$V_{IC} = V_{ICR}min$		−55°C	60	89		dB
					125°C	60	91		
	Rupply voltage rejection re-	i e			25°C	70	93		
<sup>k</sup> SVR	Supply-voltage rejection ratio $(\Delta V_{DD}/\Delta V_{IO})$	liu	$V_{DD} = 5 V \text{ to } 10 V,$	$V_{O} = 1.4 V$	−55°C	60	91		dB
					125°C	60	94		
			V <sub>O</sub> = 2.5 V,	V <sub>IC</sub> = 2.5 V,	25°C		210	560	
IDD	Supply current (two amplified	ers)	No load	VIC = 2.5 V,	−55°C		340	880	μA
					125°C		140	360	

<sup>†</sup> Full range is –55°C to 125°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

## electrical characteristics at specified free-air temperature, V<sub>DD</sub> = 10 V (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS	т <sub>А</sub> †		.C27M2M .C27M7M		UNIT
						MIN	TYP	MAX	
		TLC27M2M	V <sub>O</sub> = 1.4 V,	VIC = 0,	25°C		1.1	10	
Via	Input offset voltage		R <sub>S</sub> = 50 Ω,	$R_L = 100 \text{ k}\Omega$	Full range			12	mV
VIO	input onset voltage	TLC27M7M	V <sub>O</sub> = 1.4 V,	V <sub>IC</sub> = 0,	25°C		190	800	IIIV
			R <sub>S</sub> = 50 Ω,	$R_L = 100 \text{ k}\Omega$	Full range			4300	
αγιο	Average temperature coeffic offset voltage	ient of input			25°C to 125°C		2.1		μV/°C
li o	Input offset current (see Not	o 1)	V <sub>O</sub> = 5 V,	VIC = 5 V	25°C		0.1		٣Å
IIO	input onset current (see Not	e 4)	$v_{\rm O} = 5 v$ ,	AIC = 2 A	125°C		1.8	15	pА
lup	Input bias current (see Note	4)	V <sub>O</sub> = 5 V,	V <sub>IC</sub> = 5 V	25°C		0.7		n۸
IΒ		<i>۲)</i>	v 0 = 5 v,	VIC = 5 V	125°C		10	35	pА
\/	Common-mode input voltag	e range			25°C	0 to 9	-0.3 to 9.2		V
VICR	(see Note 5)	-			Full range	0 to 8.5			V
					25°C	8	8.7		
Vон	High-level output voltage		V <sub>ID</sub> = 100 mV,	$R_L = 100 \text{ k}\Omega$	−55°C	7.8	8.6		V
					125°C	7.8	8.8		
					25°C		0	50	
VOL	Low-level output voltage		$V_{ID} = -100 \text{ mV},$	$I_{OL} = 0$	−55°C		0	50	mV
					125°C		0	50	
	Lanna alterativitte essettativati				25°C	25	275		
AVD	Large-signal differential volta amplification	age	$V_{O} = 1 V \text{ to } 6 V,$	$R_L$ = 100 k $\Omega$	−55°C	15	420		V/mV
					125°C	15	190		
					25°C	65	94		
CMRR	Common-mode rejection rat	io	$V_{IC} = V_{ICR}min$		−55°C	60	93		dB
					125°C	60	93		
	Supply-voltage rejection rati	0			25°C	70	93		
<sup>k</sup> SVR	$(\Delta V_{DD}/\Delta V_{IO})$	0	$V_{DD} = 5 V \text{ to } 10 V,$	$V_{O} = 1.4 V$	−55°C	60	91		dB
	,				125°C	60	94		
			V <sub>O</sub> = 5 V,	V <sub>IC</sub> = 5 V,	25°C		285	600	
IDD	Supply current (two amplifie	rs)	No load	· ic - • •,	−55°C		490	1000	μA
					125°C		180	480	

<sup>†</sup> Full range is  $-55^{\circ}$ C to  $125^{\circ}$ C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA were determined mathematically.



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

	PARAMETER	TEST C	TEST CONDITIONS			TLC27M2C TLC27M2AC TLC27M2BC TLC27M7C			
					MIN	TYP	MAX		
				25°C		0.43			
			VI(PP) = 1 V	0°C		0.46			
SR	Slow rate at unity gain	$R_L = 100 \text{ k}\Omega,$		70°C		0.36			
SK	Slew rate at unity gain	C <sub>L</sub> = 20 pF, See Figure 1		25°C		0.40		V/μs	
		Ũ	VI(PP) = 2.5 V	0°C		0.43		]	
				70°C		0.34		1	
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R <sub>S</sub> = 20 Ω,	25°C		32		nV/√Hz	
				25°C		55			
Вом	Maximum output-swing bandwidth	$V_{O} = V_{OH},$ $R_{I} = 100 \text{ k}\Omega,$	C <sub>L</sub> = 20 pF, See Figure 1	0°C		60		kHz	
		TC_ = 100 KS2,	See ligure i	70°C		50		1	
				25°C		525			
B <sub>1</sub>	Unity-gain bandwidth	V <sub>I</sub> = 10 mV, See Figure 3	C <sub>L</sub> = 20 pF,	0°C		600		kHz	
		See rigule 3		70°C		400		1	
			( <b>D</b>	25°C		40°			
<sup>¢</sup> m	n Phase margin	V <sub>I</sub> = 10 mV, C <sub>L</sub> = 20 pF,	f  = B <sub>1</sub> , See Figure 3	0°C		41°		1	
		0L = 20 pr,	See Figure 5	70°C		39°		1	

## operating characteristics at specified free-air temperature, $V_{DD}$ = 5 V

## operating characteristics at specified free-air temperature, $V_{DD}$ = 10 V

	PARAMETER	TEST C	ONDITIONS	TA	TLO TLO	C27M2C C27M2A C27M2E C27M2E C27M7C		UNIT
			1		MIN	TYP	MAX	
				25°C		0.62		
			V <sub>I(PP)</sub> = 1 V	0°C		0.67		
SR	Slew rate at unity gain	$R_{L} = 100 \text{ k}\Omega,$		70°C		0.51		V/ue
	Siew fate at unity gain	C <sub>L</sub> = 20 pF, See Figure 1		25°C		0.56		V/μs
			V <sub>I(PP)</sub> = 5.5 V	0°C		0.61		1
				70°C		0.46		1
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R <sub>S</sub> = 20 Ω,	25°C		32		nV/√ <del>Hz</del>
				25°C		35		
Вом	Maximum output-swing bandwidth	V <sub>O</sub> = V <sub>OH</sub> , R <sub>L</sub> = 100 kΩ,	C <sub>L</sub> = 20 pF, See Figure 1	0°C		40		kHz
		$\mathbf{K}_{\mathrm{L}} = 100  \mathrm{K}_{\mathrm{S2}},$	See Figure 1	70°C		30		1
				25°C		635		
B <sub>1</sub>	Unity-gain bandwidth	VI = 10 mV, See Figure 3	C <sub>L</sub> = 20 pF,	0°C		710		kHz
		See Figure 5		70°C		510		1
				25°C		43°		
∮m	Phase margin	VI = 10 mV, CL = 20 pF,	f = B <sub>1</sub> , See Figure 3	0°C		44°		1
		0L = 20 pr,	occ rigule 5	70°C		42°		1



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

## operating characteristics at specified free-air temperature, $V_{DD}$ = 5 V

PARAMETER		TEST CO	TA	TLC27M2I TLC27M2AI TLC27M2BI TLC27M7I MIN TYP MAX		AI BI	UNIT	
SR			VI(PP) = 1 V	25°C		0.43		
				-40°C		0.51		
		$R_{L} = 100 \text{ k}\Omega,$		85°C		0.35		1////
	Slew rate at unity gain	C <sub>L</sub> = 20 pF, See Figure 1		25°C		0.40		V/μs
		J	V <sub>I(PP)</sub> = 2.5 V	-40°C		0.48		
				85°C		0.32		
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R <sub>S</sub> = 20 Ω,	25°C		32		nV/√Hz
				25°C		55		kHz
ВОМ	Maximum output-swing bandwidth	V <sub>O</sub> = V <sub>OH</sub> , R <sub>L</sub> = 100 kΩ,	C <sub>L</sub> = 20 pF, See Figure 1	-40°C		75		
			occ rigare r	85°C		45		
				25°C		525		
В <sub>1</sub>	Unity-gain bandwidth	V <sub>I</sub> = 10 mV, See Figure 3	C <sub>L</sub> = 20 pF,	-40°C		770		MHz
		See l'igure 3		85°C		370		
φm		10	( 5	25°C		40°		
	Phase margin	V <sub>I</sub> = 10 mV, C <sub>L</sub> = 20 pF,	f = B <sub>1</sub> , See Figure 3	−40°C		43°		
				85°C		38°		

# operating characteristics at specified free-air temperature, $V_{\mbox{DD}}$ = 10 V

PARAMETER		TEST CO	T <sub>A</sub>	TLC27M2I TLC27M2AI TLC27M2BI TLC27M7I			UNIT		
			1	0500	MIN	TYP	MAX		
				25°C		0.62			
SR		D 40010	VI(PP) = 1 V	-40°C		0.77			
	Slew rate at unity gain	R <sub>L</sub> = 100 kΩ, C <sub>L</sub> = 20 pF,		85°C		0.47	MAX	V/µs	
	Olew rate at unity gain	See Figure 1		25°C		0.56		v/µS	
			V <sub>I(PP)</sub> = 5.5 V	-40°C		0.70			
				85°C		0.44			
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R <sub>S</sub> = 20 Ω,	25°C		32		nV/√ <del>Hz</del>	
		$V_{O} = V_{OH}$		25°C		35			
ВОМ	Maximum output-swing bandwidth		$V_O = V_{OH}$	VO = VOH, RI = 100 kΩ,	$O = VOH$ , $C_L = 20 pF$ , I = 100 kΩ, See Figure 1	-40°C		45	
		TKL = 100 K32,	Geerigure i	85°C	85°C 25	1			
				25°C		635			
B <sub>1</sub>	Unity-gain bandwidth	V <sub>I</sub> = 10 mV, See Figure 3	C <sub>L</sub> = 20 pF,	-40°C		880	880 M	MHz	
		See Figure 5		85°C		480			
				25°C		43°			
φm	Phase margin	VI = 10 mV, CL = 20 pF,	f = B <sub>1</sub> , See Figure 3	-40°C		46°			
				85°C		41°			



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

	PARAMETER	TEST CO	TA	TLC27M2M TLC27M7M			UNIT	
					MIN TYP MAX			
		$R_{L} = 100 \text{ k}\Omega,$	VI(PP) = 1 V	25°C		0.43		
				−55°C		0.54		
SR	Slew rate at unity gain			125°C		0.29		
SK	Siew rate at unity gain	C <sub>L</sub> = 20 pF, See Figure 1		25°C		0.40		V/µs
		Jere gree	V <sub>I(PP)</sub> = 2.5 V	−55°C		0.49		
				125°C		0.28		1
v <sub>n</sub>	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R <sub>S</sub> = 20 Ω,	25°C		32		nV/√Hz
				25°C		55		
Вом	Maximum output-swing bandwidth	$V_O = V_{OH}$	$C_L = 20 \text{ pF},$	−55°C		80		kHz
		$R_{L} = 100 \text{ k}\Omega, \text{ See Figure 1} $ $125^{\circ}C$		40		1		
				25°C		525		
B <sub>1</sub>	Unity-gain bandwidth	V <sub>I</sub> = 10 mV, See Figure 3	C <sub>L</sub> = 20 pF,	−55°C		850		kHz
		See Figure 5		125°C		330		
<sup>¢</sup> m				25°C		40°		
	Phase margin		f = B <sub>1</sub> , See Figure 3	−55°C		44°	44°	]
			ees rigais s	125°C		36°		]

## operating characteristics at specified free-air temperature, $V_{DD}$ = 5 V

### operating characteristics at specified free-air temperature, $V_{DD}$ = 10 V

PARAMETER		TEST CONDITIONS		TA	TLC27M2M TLC27M7M			UNIT
					MIN	TYP	MAX	
				25°C		0.62		
			VI(PP) = 1 V	−55°C		0.81		
	Clow rate at unity agin	R <sub>L</sub> = 100 kΩ, C <sub>L</sub> = 20 pF,		125°C		0.38		\//uo
SR	Slew rate at unity gain	See Figure 1		25°C		0.56		V/μs
		<u> </u>	V <sub>I(PP)</sub> = 5.5 V	−55°C		0.73		
			125°C		0.35			
Vn	Equivalent input noise voltage	f = 1 kHz, See Figure 2	R <sub>S</sub> = 20 Ω,	25°C		32		nV/√Hz
			$C_L = 20 \text{ pF},$	25°C		35		kHz
ВОМ	Maximum output-swing bandwidth	$V_O = V_{OH},$ R <sub>L</sub> = 100 k $\Omega$ ,		−55°C		50		
		INC = 100 KS2,	See lighte l	125°C		20		
				25°C		635		
B <sub>1</sub>	Unity gain bandwidth	V <sub>I</sub> = 10 mV, See Figure 3	CL = 20 pF,	−55°C		960		kHz
		See rigure 5		125°C		440		
			( <b>D</b>	25°C		43°		
∮m	Phase margin	$V_{I} = 10 \text{ mV},$ $C_{L} = 20 \text{ pF}$	t = B <sub>1</sub> , See Figure 3	−55°C		47°		
		0 <u> </u>	eee rigure e	125°C		39°		





SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

### PARAMETER MEASUREMENT INFORMATION

### single-supply versus split-supply test circuits

Because the TLC27M2 and TLC27M7 are optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives the same result.







(b) SPLIT SUPPLY

(a) SINGLE SUPPLY









(a) SINGLE SUPPLY







(b) SPLIT SUPPLY





SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

### PARAMETER MEASUREMENT INFORMATION

#### input bias current

Because of the high input impedance of the TLC27M2 and TLC27M7 operational amplifiers, attempts to measure the input bias current can result in erroneous readings. The bias current at normal room ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- 1. Isolate the device from other potential leakage sources. Use a grounded shield around and between the device inputs (see Figure 4). Leakages that would otherwise flow to the inputs are shunted away.
- 2. Compensate for the leakage of the test socket by actually performing an input bias current test (using a picoammeter) with no device in the test socket. The actual input bias current can then be calculated by subtracting the open-socket leakage readings from the readings obtained with a device in the test socket.

One word of caution ... many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into the test socket to obtain a correct reading; therefore, an open-socket reading is not feasible using this method.




Figure 4. Isolation Metal Around Device Inputs (JG and P packages)

#### low-level output voltage

To obtain low-supply-voltage operation, some compromise was necessary in the input stage. This compromise results in the device low-level output being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to Figures 14 through 19 in the Typical Characteristics of this data sheet.



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

### PARAMETER MEASUREMENT INFORMATION

### input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance, which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. It is suggested that these measurements be performed at temperatures above freezing to minimize error.

### full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 1. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 5). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 5. Full-Power-Response Output Signal

### test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994


### **TYPICAL CHARACTERISTICS**

			FIGURE
VIO	Input offset voltage	Distribution	6, 7
αVIO	Temperature coefficient	Distribution	8, 9
VOH	High-level output voltage	vs High-level output current vs Supply voltage vs Free-air temperature	10, 11 12 13
V <sub>OL</sub>	Low-level output voltage	vs Common-mode input voltage vs Differential input voltage vs Free-air temperature vs Low-level output current	14, 15 16 17 18, 19
AVD	Differential voltage amplification	vs Supply voltage vs Free-air temperature vs Frequency	20 21 32, 33
IIB/IIO	Input bias and input offset current	vs Free-air temperature	22
VIC	Common-mode input voltage	vs Supply voltage	23
IDD	Supply current	vs Supply voltage vs Free-air temperature	24 25
SR	Slew rate	vs Supply voltage vs Free-air temperature	26 27
	Normalized slew rate	vs Free-air temperature	28
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	29
<sup>B</sup> 1	Unity-gain bandwidth	vs Free-air temperature vs Supply voltage	30 31
<sup>¢</sup> m	Phase margin	vs Supply voltage vs Free-air temperature vs Capacitive loads	34 35 36
V <sub>n</sub>	Equivalent input noise voltage	vs Frequency	37
¢	Phase shift	vs Frequency	32, 33

### **Table of Graphs**




SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994



### **TYPICAL CHARACTERISTICS**




SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994



### **TYPICAL CHARACTERISTICS<sup>†</sup>**




SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994



TYPICAL CHARACTERISTICS<sup>†</sup>



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994




#### **TYPICAL CHARACTERISTICS<sup>†</sup>**




SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

### **TYPICAL CHARACTERISTICS<sup>†</sup>**






SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994



#### **TYPICAL CHARACTERISTICS<sup>†</sup>**




SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994



**TYPICAL CHARACTERISTICS<sup>†</sup>** 




SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994





SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994



### **TYPICAL CHARACTERISTICS**



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

### APPLICATION INFORMATION


#### single-supply operation

While the TLC27M2 and TLC27M7 perform well using dual power supplies (also called balanced or split supplies), the design is optimized for single-supply operation. This design includes an input common-mode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 3 V (C-suffix types), thus allowing operation with supply levels commonly available for TTL and HCMOS; however, for maximum dynamic range, 16-V single-supply operation is recommended.


Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. A resistive voltage divider is usually sufficient to establish this reference level (see Figure 38). The low input bias current of the TLC27M2 and TLC27M7 permits the use of very large resistive values to implement the voltage divider, thus minimizing power consumption.

The TLC27M2 and TLC27M7 work well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- 1. Power the linear devices from separate bypassed supply lines (see Figure 39); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- 2. Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive decoupling is often adequate; however, high-frequency applications may require RC decoupling.



#### Figure 38. Inverting Amplifier With Voltage Reference



(b) SEPARATE BYPASSED SUPPLY RAILS (preferred)

Figure 39. Common Versus Separate Supply Rails



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

### **APPLICATION INFORMATION**

### input characteristics

The TLC27M2 and TLC27M7 are specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower range limit includes the negative rail, while the upper range limit is specified at  $V_{DD} - 1$  V at  $T_A = 25^{\circ}$ C and at  $V_{DD} - 1.5$  V at all other temperatures.


The use of the polysilicon-gate process and the careful input circuit design gives the TLC27M2 and TLC27M7 very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically  $0.1\mu$ V/month, including the first month of operation.

Because of the extremely high input impedance and resulting low bias current requirements, the TLC27M2 and TLC27M7 are well suited for low-level signal processing; however, leakage currents on printed circuit boards and sockets can easily exceed bias current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 4 in the Parameter Measurement Information section). These guards should be driven from a low-impedance source at the same voltage level as the common-mode input (see Figure 40).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.

#### noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLC27M2 and TLC27M7 result in a very low noise current, which is insignificant in most applications. This feature makes the devices especially favorable over bipolar devices when using values of circuit impedance greater than 50 k $\Omega$ , since bipolar devices exhibit greater noise currents.



(a) NONINVERTING AMPLIFIER

Figure 40. Guard-Ring Schemes


#### output characteristics

The output stage of the TLC27M2 and TLC27M7 is designed to sink and source relatively high amounts of current (see typical characteristics). If the output is subjected to a short-circuit condition, this high current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

All operating characteristics of the TLC27M2 and TLC27M7 were measured using a 20-pF load. The devices drive higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies, thereby causing ringing, peaking, or even oscillation (see Figure 41). In many cases, adding a small amount of resistance in series with the load capacitance alleviates the problem.



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994



### **APPLICATION INFORMATION**



### output characteristics (continued)


Although the TLC27M2 and TLC27M7 possess excellent high-level output voltage and current capability, methods for boosting this capability are available, if needed. The simplest method involves the use of a pullup resistor ( $R_P$ ) connected from the output to the positive supply rail (see Figure 42). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on-resistance between approximately  $60 \Omega$  and  $180 \Omega$ , depending on how hard the op amp input is driven. With very low values of  $R_P$ , a voltage offset from 0 V at the output occurs. Second, pullup resistor  $R_P$  acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.




SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

### **APPLICATION INFORMATION**

### output characteristics (continued)





### Figure 42. Resistive Pullup to Increase VOH



### feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, some caution is appropriate. Most oscillation problems result from driving capacitive loads (discussed previously) and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 43). The value of this capacitor is optimized empirically.

### electrostatic-discharge protection

The TLC27M2 and TLC27M7 incorporate an internal electrostatic-discharge (ESD) protection circuit that prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.


### latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLC27M2 and TLC27M7 inputs and outputs were designed to withstand –100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes should not, by design, be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1  $\mu$ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994




**APPLICATION INFORMATION** 

Figure 45. Precision Low-Current Sink



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994

### **APPLICATION INFORMATION**



NOTE A: Low to medium impedance dynamic mike







Figure 47. Photo-Diode Amplifier With Ambient Light Rejection



SLOS051B - OCTOBER 1987 - REVISED AUGUST 1994








Figure 49. Single-Rail AC Amplifiers



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated