- ADSL, HDSL and VDSL Diff. Line Driver
- 200 mA Output Current Minimum into 50-Ω Load
- High Speed
 - 210 MHz Bandwidth (–3dB) at 50- Ω Load
 - 300 MHz Bandwidth (–3dB) at 100- Ω Load
 - 1900 V/ μ s Slew Rate, G = 5
- Low Distortion
 - -69 dB 3rd Order Harmonic Distortion at f = 1 MHz, 50- Ω Load, and $V_{O(PP)} = 20$ V
- Independent Power Supplies for Low Crosstalk
- Wide Supply Range ±5 V to ±15 V
- Thermal Shutdown and Short Circuit Protection
- Available in the TSSOP PowerPAD™ Package

PWP PACKAGE (TOP VIEW) 14 V_{CC}− □ 10 V_{CC} 2 13 D1 OUT [D2 OUT 3 12 V_{CC}+ □ V_{CC}+ D1 IN+ [4 11 D2 IN+ D1 IN-10 5 □ D2 IN-NC [6 9 □ NC NC 7 8 □ NC NC - No internal connection

Cross Section View Showing PowerPAD

description

The THS6022 contains two high-speed drivers capable of providing 200 mA output current (min) into a $50-\Omega$ load. These drivers can be configured differentially to drive a 50-V p-p output signal over low-impedance lines. The drivers are current feedback amplifiers, designed for the high slew rates necessary to support low total harmonic distortion (THD) in xDSL applications. The THS6022 is ideally suited for asymmetrical digital subscriber line (ADSL) at the remote terminal, high data rate digital suscriber line (HDSL), and very high data rate digital suscriber line (VDSL), where it supports the high-peak voltage and current requirements of these applications. Separate power supply connections for each driver are provided to minimize crosstalk.






Figure 1. Typical Client-Side ADSL Application

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments Incorporated.



Copyright © 1998, Texas Instruments Incorporated

SLOS225A - SEPTEMBER 1998 - REVISED DECEMBER 1998

description (continued)

The THS6022 is packaged in the patented PowerPAD package. This package provides outstanding thermal characteristics in a small footprint package, which is fully compatible with automated surface-mount assembly procedures. The exposed thermal pad on the underside of the package is in direct contact with the die. By simply soldering the pad to the PWB copper and using other thermal outlets, the heat is conducted away from the junction.

AVAILABLE OPTIONS


	PACKAGED DEVICE	
TA	PowerPAD PLASTIC SMALL OUTLINE [†] (PWP)	
0°C to 70°C	THS6022CPWP	
-40°C to 85°C	THS6022IPWP	

[†]The PWP packages are available taped and reeled. Add an R suffix to the device type (i.e., THS6022CPWPR)




CAUTION: The THS6022 provides ESD protection circuitry. However, permanent damage can still occur if this device is subjected to high-energy electrostatic discharges. Proper ESD precautions are recommended to avoid any performance degradation or loss of functionality.

simplified schematic





functional block diagram



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage, V _{CC+} to V _{CC-}	33 V
Input voltage, V _I	±V _{CC}
Output current, I _O (see Note 1)	400 mA
Differential input voltage, V _{ID}	6 V
Continuous total power dissipation at (or below) $T_A = 25^{\circ}C$ (see Note 1)	3.3 W
Operating free air temperature, T _A	40°C to 85°C
Storage temperature, T _{stq}	–65°C to 125°C
Lead temperature, 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The THS6022 incorporates a PowerPad on the underside of the chip. This acts as a heatsink and must be connected to a thermal dissipation plane for proper power dissipation. Failure to do so can result in exceeding the maximum junction temperature, which could permanently damage the device. See the *Thermal Information* section of this document for more information about PowerPad technology.

recommended operating conditions

			TYP	MAX	UNIT
upply voltage, V_{CC+} and V_{CC-}	Split Supply	±4.5		±16	V
	Single Supply	9		32	
Operating free-air temperature, T _A	C Suffix	0		70	∘c
	I Suffix	-40		85	

SLOS225A - SEPTEMBER 1998 - REVISED DECEMBER 1998

electrical characteristics, V_{CC} = \pm 15 V, R_L = 50 Ω , R_F = 1 k Ω , T_A = 25°C (unless otherwise noted)

	PARAMETER		TEST COND	OITIONS [†]	MIN	TYP	MAX	UNIT	
\/	Power supply operating rang	10	Split supply Single supply		±4.5 ±16		±16.5	V	
Vcc	Power supply operating rang				9		33	v	
		Single ended	R _L = 50 Ω	$V_{CC} = \pm 5 \text{ V}$	±3.1	±3.2		V	
V _O	Output voltage swing	Single ended		$V_{CC} = \pm 15 \text{ V}$	±12.3	±12.6		V	
1 0	Output voltage swilig	Differential	R _L = 100 Ω	$V_{CC} = \pm 5 \text{ V}$	±6.2	±6.6		V	
		Dinerential	1100 22	$V_{CC} = \pm 15 \text{ V}$	±24.6	±25.2		v	
VICR	Common-mode input voltage	e range	$V_{CC} = \pm 5 \text{ V}$		±3.5	±3.6		V	
VICK	Common mode input voltage	- Tange	$V_{CC} = \pm 15 \text{ V}$		±13.3	±13.4		Ů	
VIO	Input offset voltage		$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	$T_A = 25^{\circ}C$		1	5	mV	
10				T _A = full range			7		
	Input offset voltage drift		$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	T _A = full range			20	μV/°C	
	Differential input offset voltage	ae	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	$T_A = 25^{\circ}C$		0.5	4	mV	
				T _A = full range	ļ		5		
	Differential input offset voltage	ge drift	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	T _A = full range	-		10	μV/°C	
		Negative		$T_A = 25^{\circ}C$		1	9	μΑ	
				T _A = full range			12		
I _{IB}	Input bias current	Positive	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	$T_A = 25^{\circ}C$		5	10	μΑ	
1.10	input bias current	1 comve		T _A = full range			12	μι	
		Differential			1.5	8	μА		
		Dillerential		T _A = full range			11	μΑ	
lo.	Output current (see Note 2)		$V_{CC} = \pm 5 \text{ V},$	$R_L = 5 \Omega$		250		mA	
Ю	Output current (see Note 2)		$V_{CC} = \pm 15 \text{ V},$	$R_L = 50 \Omega$	200	250		IIIA	
los	Short-circuit output current (see Note 2)				400		mA	
	Open loop transresistance		V _{CC} = ±5 V			1		MΩ	
	open loop transfesiotance		$V_{CC} = \pm 15 \text{ V}$			4		14122	
CMRR	Common-mode rejection rat	io	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	Ta - full rango	62	73		dB	
Civil	Differential common-mode re	ejection ratio		rA = ruii rarige		100		QD	
	Crosstalk		V _I = 200 mV,	f = 1 MHz		-64		dB	
			T _A = 25°C -68		-68	-76		<u> </u>	
			$V_{CC} = \pm 5 \text{ V}$	T _A = full range	-65			dB	
PSRR	Power supply rejection ratio			T _A = 25°C	-64	-75			
	Vcc		$V_{CC} = \pm 15 \text{ V}$	T _A = full range	-62			dB	
CI	Input capacitance			7.		1.4		pF	
		+ Input		<u> </u>		1.5		ΜΩ	
R _l	Input resistance – Input				15		Ω		
RO	Output resistance	•	Open loop			13		Ω	
			V _{CC} = ±5 V	T _A = 25°C		6	8		
l.				T _A = full range			10		
ICC	Quiescent current (each driv			T _A = 25°C		7.2	9	mA	
			$V_{CC} = \pm 15 \text{ V}$	T _A = full range			11		

[†] Full range is 0°C to 70°C for the THS6022C and -40°C to 85°C for the THS6022I.

NOTE 2: A heat sink is required to keep the junction temperature below absolute maximum when an output is heavily loaded or shorted. See absolute maximum ratings and Thermal Information section.



SLOS225A - SEPTEMBER 1998 - REVISED DECEMBER 1998

operating characteristics, V_{CC} = \pm 15 V, R_L = 50 Ω , R_F = 1 k Ω , T_A = 25°C (unless otherwise noted)

	PARAME	ETER	TES	T CONDITIONS		TYP	MAX	UNIT		
SR Slew rate (see Note 3)		$V_{CC} = \pm 15 \text{ V},$	V _{O(PP)} = 20 V,	G = 5	1900		\// -			
SR	Siew rate (se	ee Note 3)	$V_{CC} = \pm 5 \text{ V},$	V _{O(PP)} = 5 V,	G = 2	950		V/μs		
t _S	Settling time	to 0.1%	0 V to 10 V Step,	G = 2,	R _L = 1 kΩ	70		ns		
				f = 500 kHz	V _{O(PP)} = 20 V	-69				
			$V_{CC} = \pm 15 \text{ V},$	T = 500 KHZ	V _{O(PP)} = 2 V	-80		1		
			G = 2	f = 1 MHz	V _{O(PP)} = 20 V	-66				
TUD	Total harmon	ia diatantian		I = I MIDZ	V _{O(PP)} = 2 V	-75		dBc		
THD	Total harmon	iic distortion		D. 25.0	f = 500 kHz	-71		ubc		
			$V_{CC} = \pm 5 \text{ V},$	$R_L = 25 \Omega$	f = 1 MHz	-65		1 1		
			V _{O(PP)} = 2 V, G = 2	D: 50.0	f = 500 kHz	-78		1 1		
				$R_L = 50 \Omega$	f = 1 MHz	-72		1		
٧n	Input voltage	noise	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$ Single-ended	f = 10 kHz,	G = 2,	1.7		nV/√ Hz		
	Input noise	Positive (IN+)	V +5 V an +45 V		4 40 1-11-	11.5		A / /II		
^I n	current	Negative (IN-)	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	G = 2,	f = 10 kHz,	16		pA/√ Hz		
			$V_{O} = 200 \text{ mV},$	V _{CC} = ±15 V	R _F = 787 Ω	210				
			G = 1	V _{CC} = ±5 V	R _F = 910 Ω	150				
			$V_{O} = 200 \text{ mV},$	V _{CC} = ±15 V	R _F = 590 Ω	200				
DW	Cmall signal	handwidth (2 dD)	G = 2	V _{CC} = ±5 V	R _F = 715 Ω	140		MHz		
DVV	BW Small-signal bandwidth (–3 dB) $ \begin{array}{c} R_L = 100 \; \Omega, \\ G = 1 \end{array} $		$V_{CC} = \pm 15 \text{ V}$	R _F = 750 Ω	300		IVITIZ			
			G = 1	V _{CC} = ±5 V	R _F = 910 Ω	210		1 1		
			$R_I = 100 \Omega$	$V_{CC} = \pm 15 \text{ V}$	R _F = 620 Ω	260		1 1		
			G = 2	V _{CC} = ±5 V	R _F = 680 Ω	180]		
			G = 2,	V _{CC} = ±15 V	R _F = 590 Ω	115				
DW	Daniel de la fa	" O 4 dD flataces	$R_L = 50 \Omega$	V _{CC} = ±5 V	R _F = 715 Ω	70] ,,,,_		
BW	Bandwidth for 0.1 dB flatness		G = 2,	V _{CC} = ±15 V	R _F = 620 Ω	140		MHz		
			$R_L = 100 \Omega$	V _{CC} = ±5 V	R _F = 680 Ω	80		1		
	Full power ba	Full power bandwidth $VCC = \pm 15 \text{ V}, VO = 20 \text{ V}(PP)$		$V_0 = \pm 15 \text{ V}, \qquad V_0 = 20 \text{ V}_{(PP)}$		30		N41.1-		
	(see Note 4)		$V_{CC} = \pm 5 \text{ V},$	V _O = 4 V _(PP)		75		MHz		
Λ-	$G = 2$, NTSC, $V_{CC} = \pm 5 \text{ V}$		V _{CC} = ±5 V	0.03%						
AD	Differential g	aiii eiitti	$R_L = 150 \Omega$,	40 IRE Mod.	V _{CC} = ±15 V	0.04%				
	$G = 2$ NTSC, $VCC = \pm 5 V$		0.08°							
φD	Differential p	nase error	$R_L = 150 \Omega$,	40 IRE Mod.	$V_{CC} = \pm 15 \text{ V}$	0.06°		1		

NOTE 3: Slew rate is measured from an output level range of 25% to 75%.

NOTE 4: Full power bandwidth = slew rate/ $2\pi V_{peak}$



PARAMETER MEASUREMENT INFORMATION



Figure 2. Input-to-Output Crosstalk Test Circuit






Figure 3. Test Circuit, Gain = $1 + (R_F/R_G)$


Table of Graphs


			FIGURE
VO(PP)	Peak-to-peak output voltage	vs Load resistance	4
Ì	Maximum peak-to-peak output voltage swing	vs Free-air temperature	5
۷ıO	Input offset voltage	vs Free-air temperature	6
I _{IB}	Input bias current	vs Free-air temperature	7
	Positive input bias current	vs Common-mode input votlage	8
CMMR	Common-mode rejection ratio	vs Free-air temperature	9
	Input-to-output crosstalk	vs Frequency	10
PSSR	Power supply rejection ratio	vs Free-air temperature	11
	Closed-loop output impedance	vs Frequency	12
ICC	Supply current	vs Free-air temperature	13
SR	Slew rate	vs Output step	14, 15
٧n	Input voltage noise	vs Frequency	16
In	Input current noise	vs Frequency	16
	Output amplitude	vs Frequency	17, 18, 20 – 33
	Closed-loop phase	vs Frequency	19
	Single-ended output distortion	vs Output voltage	38, 39
	Harmonic distortion	vs Frequency	40, 41
	Differential gain	Number of 150-Ω loads	42, 43
	Differential phase	Number of 150-Ω loads	44, 45
	Small and large frequency response	vs Frequency	34 – 37
	Output step response	vs Time	47 – 50







MAXIMUM PEAK-TO-PEAK






INPUT BIAS CURRENT










Figure 10




Figure 12





Figure 14






Figure 15

INPUT VOLTAGE AND CURRENT NOISE




Figure 16




Figure 17




Figure 18




Figure 19




Figure 21




Figure 20




Figure 22




Figure 23




Figure 25




Figure 24





Figure 26







Figure 27









Figure 29

Figure 30






Figure 31

Figure 32




Figure 33

SMALL AND LARGE SIGNAL FREQUENCY RESPONSE




Figure 34

SMALL AND LARGE SIGNAL FREQUENCY RESPONSE




Figure 35

SMALL AND LARGE SIGNAL FREQUENCY RESPONSE




Figure 36

SMALL AND LARGE SIGNAL FREQUENCY RESPONSE




Figure 37

0

SINGLE-ENDED OUTPUT DISTORTION vs OUTPUT VOLTAGE





Figure 38



Output Voltage – V_{O(P-P)}
Figure 39

20

HARMONIC DISTORTION




Figure 40

HARMONIC DISTORTION




Figure 41





Figure 46





SLOS225A - SEPTEMBER 1998 - REVISED DECEMBER 1998

APPLICATION INFORMATION

The THS6022 contains two independent operational amplifiers. These amplifiers are current feedback topology amplifiers made for high-speed operation. They have been specifically designed to deliver the full power requirements of ADSL and therefore can deliver output currents of at least 200 mA at full output voltage.

The THS6022 is fabricated using Texas Instruments 30-V complementary bipolar process, HVBiCOM. This process provides excellent isolation and high slew rates that result in the device's excellent crosstalk and extremely low distortion.

independent power supplies

Each amplifier of the THS6022 has its own power supply pins. This was specifically done to solve a problem that often occurs when multiple devices in the same package share common power pins. This problem is crosstalk between the individual devices caused by currents flowing in common connections. Whenever the current required by one device flows through a common connection shared with another device, this current, in conjunction with the impedance in the shared line, produces an unwanted voltage on the power supply. Proper power supply decoupling and good device power supply rejection helps to reduce this unwanted signal. What is left is crosstalk.

However, with independent power supply pins for each device, the effects of crosstalk through common impedance in the power supplies are more easily managed. This is because it is much easier to achieve low common impedance on the PCB with copper etch than it is to achieve low impedance within the package with either bond wires or metal traces on silicon.



power supply restrictions

Although the THS6022 is specified for operation from power supplies of ± 5 V to ± 15 V (or singled-ended power supply operation from 10 V to 30 V), and each amplifier has its own power supply pins, several precautions must be taken to assure proper operation.

- 1. The power supplies for each amplifier must be the same value. For example, if the driver 1 uses ±15 volts, then the driver 2 must also use ±15 volts. Using ±15 volts for one amplifier and ±5 volts for another amplifier is not allowed.
- 2. To save power by powering down one of the amplifiers in the package, the following rules must be followed.
 - The amplifier designated driver 1 must always receive power. This is because the internal startup circuitry uses the power from the driver 1 device.
 - The –V_{CC} pins from both drivers must always be at the same potential.
 - Individual amplifiers are powered down by simply opening the +V_{CC} connection.

The THS6022 incorporates a standard Class A-B output stage. This means that some of the quiescent current is directed to the load as the load current increases. So under heavy load conditions, accurate power dissipation calculations are best achieved through actual measurements. For small loads, however, internal power dissipation for each amplifier in the THS6022 can be approximated by the following formula:

$$\mathsf{P}_\mathsf{D} \cong \left(2 \; \mathsf{V}_\mathsf{CC} \; \mathsf{I}_\mathsf{CC}\right) + \left(\mathsf{V}_\mathsf{CC} - \mathsf{V}_\mathsf{O}\right) \times \left(\frac{\mathsf{V}_\mathsf{O}}{\mathsf{R}_\mathsf{L}}\right)$$

Where:

P_D = Power dissipation for one amplifier

V_{CC} = Split supply voltage

I_{CC} = Supply current for that particular amplifier

V_O = RMS output voltage of amplifier

R_I = Load resistance

To find the total THS6022 power dissipation, we simply sum up both amplifier power dissipation results. Generally, the worst case power dissipation occurs when the output voltage is one-half the V_{CC} voltage. One last note, which is often overlooked: the feedback resistor (R_F) is also a load to the output of the amplifier and should be taken into account for low value feedback resistors.

device protection features

The THS6022 has two built-in features that protect the device against improper operation. The first protection mechanism is output current limiting. Should the output become shorted to ground the output current is automatically limited to the value given in the data sheet. While this protects the output against excessive current, the device internal power dissipation increases due to the high current and large voltage drop across the output transistors. Continuous output shorts are not recommended and could damage the device. Additionally, connection of the amplifier output to one of the supply rails ($\pm V_{CC}$) can cause failure of the device and is not recommended.


The second built-in protection feature is thermal shutdown. Should the internal junction temperature rise above approximately 180°C, the device automatically shuts down. Such a condition could exist with improper heat sinking or if the output is shorted to ground. When the abnormal condition is fixed, the internal thermal shutdown circuit automatically turns the device back on.

thermal information

The THS6022 is packaged in a thermally-enhanced PWP package, which is a member of the PowerPAD family of packages. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 51(a) and Figure 51(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 51(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device. This is discussed in more detail in the *PCB design considerations* section of this document.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with the, heretofore, awkward mechanical methods of heatsinking.



NOTE A: The thermal pad is electrically isolated from all terminals in the package.

Figure 51. Views of Thermally Enhanced PWP Package



recommended feedback and gain resistor values

As with all current feedback amplifiers, the bandwidth of the THS6022 is an inversely proportional function of the value of the feedback resistor. This can be seen from Figures 20 to 33. The recommended resistors for the optimum frequency response are shown in Table 1. These should be used as a starting point and once optimum values are found, 1% tolerance resistors should be used to maintain frequency response characteristics. Because there is a finite amount of output resistance of the operational amplifier, load resistance can play a major part in frequency response. This is especially true with these drivers, which tend to drive low-impedance loads. This can be seen in Figure 12, Figures 26 - 29. As the load resistance increases, the output resistance of the amplifier becomes less dominant at high frequencies. To compensate for this, the feedback resistor should change. Although, for most applications, a feedback resistor value of 1 k Ω is recommended, which is a good compromise between bandwidth and phase margin that yields a very stable amplifier.

Table 1. Recommended Feedback (R_F) Values for Optium Frequency Response

	GAIN	V _{CC} =	±15 V	V _{CC} = ±15 V		
	GAIN	$R_L = 50 \Omega$	$R_L = 100 \Omega$	$R_L = 25 \Omega$	$R_L = 50 \Omega$	$R_L = 100 \Omega$
	1	787 Ω	750 Ω	1 kΩ	910 Ω	820 Ω
	2	590 Ω	590 Ω	820 Ω	715 Ω	680 Ω
	-1	560 Ω	_	_	680 Ω	_

Consistent with current feedback amplifiers, increasing the gain is best accomplished by changing the gain resistor, not the feedback resistor. This is because the bandwidth of the amplifier is dominated by the feedback resistor value and internal dominant-pole capacitor. The ability to control the amplifier gain independently of the bandwidth constitutes a major advantage of current feedback amplifiers over conventional voltage feedback amplifiers. Therefore, once a frequency response is found suitable to a particular application, adjust the value of the gain resistor to increase or decrease the overall amplifier gain.

Finally, it is important to realize the effects of the feedback resistance on distortion. Increasing the resistance decreases the loop gain and increases the distortion. It is also important to know that decreasing load impedance increases total harmonic distortion (THD). Typically, the third order harmonic distortion increases more than the second order harmonic distortion. This is illustrated in Figure 41.

offset voltage

The output offset voltage, (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 52. Output Offset Voltage Model

noise calculations and noise figure

Noise can cause errors on very small signals. This is especially true for the amplifying small signals. The noise model for current feedback amplifiers (CFB) is the same as voltage feedback amplifiers (VFB). The only difference between the two is that the CFB amplifiers generally specify different current noise parameters for each input, while VFB amplifiers usually only specify one noise current parameter. The noise model is shown in Figure 53. This model includes all of the noise sources as follows:

- $e_n = \text{amplifier internal voltage noise } (nV/\sqrt{Hz})$
- IN+ = noninverting current noise (pA/ $\sqrt{\text{Hz}}$)
- IN- = inverting current noise (pA/ $\sqrt{\text{Hz}}$)
- e_{Rx} = thermal voltage noise associated with each resistor (e_{Rx} = 4 kTR_x)




Figure 53. Noise Model



noise calculations and noise figure (continued)

The total equivalent input noise density (eni) is calculated by using the following equation:

$$\mathbf{e}_{ni} = \sqrt{\left(\mathbf{e}_{n}\right)^{2} + \left(\mathsf{IN} + \times \mathsf{R}_{S}\right)^{2} + \left(\mathsf{IN} - \times \left(\mathsf{R}_{F} \, \| \, \mathsf{R}_{G}\right)\right)^{2} + 4 \, \, \mathsf{kTR}_{S} + 4 \, \, \mathsf{kT}\left(\mathsf{R}_{F} \, \| \, \mathsf{R}_{G}\right)}}$$

Where:

 $k = Boltzmann's constant = 1.380658 \times 10^{-23}$

T = temperature in degrees Kelvin (273 $+^{\circ}$ C)

 $R_F \parallel R_G$ = parallel resistance of R_F and R_G

To get the equivalent output noise of the amplifier, just multiply the equivalent input noise density (e_{ni}) by the overall amplifier gain (A_{V}).

$$e_{no} = e_{ni} A_V = e_{ni} \left(1 + \frac{R_F}{R_G} \right)$$
 (Noninverting Case)

As the previous equations show, to keep noise at a minimum, small value resistors should be used. As the closed-loop gain is increased (by reducing R_G), the input noise is reduced considerably because of the parallel resistance term. This leads to the general conclusion that the most dominant noise sources are the source resistor (R_S) and the internal amplifier noise voltage (e_n). Because noise is summed in a root-mean-squares method, noise sources smaller than 25% of the largest noise source can be effectively ignored. This can greatly simplify the formula and make noise calculations much easier to calculate.

This brings up another noise measurement usually preferred in RF applications, the noise figure (NF). Noise figure is a measure of noise degradation caused by the amplifier. The value of the source resistance must be defined and is typically 50 Ω in RF applications.

$$NF = 10log \left[\frac{e_{ni}^2}{\left(e_{Rs}\right)^2} \right]$$

Because the dominant noise components are generally the source resistance and the internal amplifier noise voltage, we can approximate noise figure as:

$$NF = 10log \left[1 + \frac{\left(\left(e_n \right)^2 + \left(IN + \times R_S \right)^2 \right)}{4 \text{ kTR}_S} \right]$$

Figure 54 shows the noise figure graph for the THS6022.

noise calculations and noise figure (continued)




Figure 54. Noise Figure vs. Source Resistance





slew rate

The slew rate performance of a current feedback amplifier, like the THS6022, is affected by many different factors. Some of these factors are external to the device, such as amplifier configuration and PCB parasitics, and others are internal to the device, such as available currents and node capacitance. Understanding some of these factors should help the PCB designer arrive at a more optimum circuit with fewer problems.

Whether the THS6022 is used in an inverting amplifier configuration or a noninverting configuration can impact the output slew rate. Slew rate performance in the inverting configuration is generally faster than the noninverting configuration. This is because in the inverting configuration the input terminals of the amplifier are at a virtual ground and do not significantly change voltage as the input changes. Consequently, the time to charge any capacitance on these input nodes is less than for the noninverting configuration, where the input nodes actually do change in voltage an amount equal to the size of the input step. In addition, any PCB parasitic capacitance on the input nodes degrades the slew rate further simply because there is more capacitance to charge. If the supply voltage ($V_{\rm CC}$) to the amplifier is reduced, slew rate decreases because there is less current available within the amplifier to charge the capacitance on the input nodes as well as other internal nodes. Also, as the load resistance decreases, the slew rate typically decreases due to the increasing internal currents, which slow down the transitions (see Figures 14 and 15)

Internally, the THS6022 has other factors that impact the slew rate. The amplifier's behavior during the slew rate transition varies slightly depending upon the rise time of the input. This is because of the way the input stage handles faster and faster input edges. Slew rates (as measured at the amplifier output) of less than about 1300 V/ μ s are processed by the input stage in a very linear fashion. Consequently, the output waveform smoothly transitions between initial and final voltage levels. This is shown in Figure 56. For slew rates greater than 1300 V/ μ s, additional slew-enhancing transistors present in the input stage begin to turn on to support these faster signals. The result is an amplifier with extremely fast slew rate capabilities. Figure 55 shows waveforms for these faster slew rates. The additional aberrations present in the output waveform with these faster slewing input signals are due to the brief saturation of the internal current mirrors. This phenomenon, which typically lasts less than 20 ns, is considered normal operation and is not detrimental to the device in any way. If for any reason this type of response is not desired, then increasing the feedback resistor or slowing down the input signal slew rate reduces the effect.





driving a capacitive load

Driving capacitive loads with high performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS6022 has been internally compensated to maximize its bandwidth and slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 57. A minimum value of 15 Ω should work well for most applications. For example, in 75- Ω transmission systems, setting the series resistor value to 75 Ω both isolates any capacitance loading and provides the proper line impedance matching at the source end.




Figure 57. Driving a Capacitive Load


PCB design considerations

Proper PCB design techniques in two areas are important to assure proper operation of the THS6022. These areas are high-speed layout techniques and thermal-management techniques. Because the THS6022 is a high-speed part, the following guidelines are recommended.

- Ground plane It is essential that a ground plane be used on the board to provide all components with a
 low inductive ground connection. Although a ground connection directly to a terminal of the THS6022 is not
 necessarily required, it is recommended that the thermal pad of the package be tied to ground. This serves
 two functions. It provides a low inductive ground to the device substrate to minimize internal crosstalk and
 it provides the path for heat removal.
- Input stray capacitance To minimize potential problems with amplifier oscillation, the capacitance at the inverting input of the amplifiers must be kept to a minimum. To do this, PCB trace runs to the inverting input must be as short as possible, the ground plane must be removed under any etch runs connected to the inverting input, and external components should be placed as close as possible to the inverting input. This is especially true in the noninverting configuration. An example of this can be seen in Figure 58, which shows what happens when a 1.0 pF capacitor is added to the inverting input terminal in the noninverting configuration. The bandwidth increases dramatically at the expense of peaking. This is because some of the error current is flowing through the stray capacitor instead of the inverting node of the amplifier. While the device is in the inverting mode, stray capacitance at the inverting input has a minimal effect. This is because the inverting node is at a virtual ground and the voltage does not fluctuate nearly as much as in the noninverting configuration. This can be seen in Figure 59, where a 27-pF capacitor adds only 0.5 dB of peaking. In general, as the gain of the system increases, the output peaking due to this capacitor decreases. While this can initally appear to be a faster and better system, overshoot and ringing are more likely to occur under fast transient conditions. So, proper analysis of adding a capacitor to the inverting input node should always be performed for stable operation.



PCB design considerations (continued)



• Proper power supply decoupling – Use a minimum of a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting etch makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminal and the ceramic capacitors.

Because of its power dissipation, proper thermal management of the THS6022 is required. Although there are many ways to properly heatsink this device, the following steps illustrate one recommended approach for a multilayer PCB with an internal ground plane. Refer to Figure 60 for the following steps.




Figure 60. PowerPAD PCB Etch and Via Pattern - Minimum Requirements

PCB design considerations (continued)

- Place 6 holes in the area of the thermal pad. These holes should be 13 mils in diameter.
 They are kept small so that solder wicking through the holes is not a problem during reflow.
- 2. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This will help dissipate the heat generated from the THS6022. These additional vias may be larger than the 13 mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal-pad area to be soldered, therefore, wicking is generally not a problem.
- 3. Connect all holes to the internal ground plane.
- 4. When connecting these holes to the ground plane, **DO NOT** use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. However, in this application, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the THS6022 package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated through hole.
- 5. The top-side solder mask should leave exposed the terminals of the package and the thermal pad area with its 6 holes. The bottom-side solder mask should cover the 6 holes of the thermal pad area. This eliminates the solder from being pulled away from the thermal pad area during the reflow process.
- 6. Apply solder paste to the exposed thermal pad area and all of the operational amplifier terminals.
- 7. With these preparatory steps in place, the THS6022 is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.

The actual thermal performance achieved with the THS6022 in its PowerPAD package depends on the application. In the example above, if the size of the internal ground plane is approximately 3 inches \times 3 inches, then the expected thermal coefficient, θ_{JA} , is about 37.5°C/W. For a given θ_{JA} , the maximum power dissipation is shown in Figure 61 and is calculated by the following formula:

$$\mathsf{P}_\mathsf{D} = \left(\frac{\mathsf{T}_\mathsf{MAX}^{-\mathsf{T}}\mathsf{A}}{\theta_\mathsf{JA}}\right)$$

Where:

P_D = Maximum power dissipation of THS6022 (watts)

 T_{MAX} = Absolute maximum junction temperature (150°C)

 T_A = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$

 θ_{JC} = Thermal coefficient from junction to case (2.07°C/W)

 θ_{CA} = Thermal coefficient from case to ambient air



PCB design considerations (continued)

More complete details of the PowerPAD installation process and thermal management techniques can be found in the Texas Instruments Technical Brief, *PowerPAD Thermally Enhanced Package*. This document can be found at the TI web site (www.ti.com) by searching on the key word PowerPAD. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.




Figure 61. Maximum Power Dissipation vs. Free-Air Temperature

ADSL

The THS6022 was primarily designed as a line driver and line receiver for ADSL (asymmetrical digital subscriber line). The driver output stage has been sized to provide full ADSL power levels of 13 dBm onto the telephone lines. Although actual driver output peak voltages and currents vary with each particular ADSL application, the THS6022 is specified for a minimum full output current of 200 mA at its full output voltage of approximately 12 V. This performance meets the demanding needs of ADSL at the client side end of the telephone line. A typical ADSL schematic is shown in Figure 62.




Figure 62. THS6022 ADSL Application



SLOS225A - SEPTEMBER 1998 - REVISED DECEMBER 1998

APPLICATION INFORMATION

ADSL (continued)

The ADSL transmit band consists of 255 separate carrier frequencies each with its own modulation and amplitude level. With such an implementation, it is imperative that signals put onto the telephone line have as low a distortion as possible. This is because any distortion either interferes directly with other ADSL carrier frequencies or it creates intermodulation products that interfere with ADSL carrier frequencies.

The THS6022 has been specifically designed for ultra low distortion by careful circuit implementation and by taking advantage of the superb characteristics of the complementary bipolar process. Driver single-ended distortion measurements are shown in Figures 38 – 41. It is commonly known that in the differential driver configuration, the second order harmonics tend to cancel out. Thus, the dominant total harmonic distortion (THD) will be primarily due to the third order harmonics. Additionally, distortion should be reduced as the feedback resistance drops. This is because the bandwidth of the amplifier increases, which allows the amplifier to react faster to any nonlinearities in the closed-loop system.

Another significant point is the fact that distortion decreases as the impedance load increases. This is because the output resistance of the amplifier becomes less significant as compared to the output load resistance. This is illustrated by Figure 41.

One problem that has been receiving a lot of attention in the ADSL area is power dissipation. One way to substantially reduce power dissipation is to lower the power supply voltages. This is because the RMS voltage of an ADSL remote terminal signal is 1.35-V RMS. But, to meet ADSL requirements, the drivers must have a voltage RMS-to-peak crest factor of 5.6 in order to keep the bit-error probability rate below 10^{-7} . Hence, the power supply voltages must be high enough to accomplish the peak output voltage of $1.35\,\text{V}\times5.6=7.6\,\text{V}_{(\text{PEAK})}$. If $\pm15\text{-V}$ power supplies are used for the THS6022 drivers in the circuit shown in Figure 62, the power dissipation of the THS6022 is approximately 600 mW. This is assuming that part of the quiescent current is diverted back to the load, which typically happens in a class-AB amplifier. But, if the power supplies are dropped down to $\pm12\,\text{V}$, then the power dissipation drops to appriximately 460 mW. This is a 23% reduction of power, which ultimately lowers the temperature of the drivers and increases efficiency.

Another way to reduce power dissipation in the drivers is to increase the transformer ratio. The drawback in doing this is that it increases the loading on the drivers and reduces the signals being received from the central office. If this can be overcome, then a power reduction in the drivers will result. By going to a 1:2 transformer ratio, the power supply voltages can drop to ± 6 V. The driver output voltage has now been reduced to 675-mV RMS. But, the loading on the output of the drivers drops to $25-\Omega$. The power dissipated is now approximately 360 mW, a reduction of 22% over the previous example. But, the received signal is now 1/2 of the previous example. This must be dealt with by requiring low-noise receivers. There are always trade offs when it comes to dealing with power, so proper analysis of the system should always be considered.

general configurations

A common error for the first-time CFB user is to create a unity gain buffer amplifier by shorting the output directly to the inverting input. A CFB amplifier in this configuration oscillates and is **not** recommended. The THS6022, like all CFB amplifiers, **must** have a feedback resistor for stable operation. Additionally, placing capacitors directly from the output to the inverting input is not recommended. This is because, at high frequencies, a capacitor has a very low impedance. This results in an unstable amplifier and should not be considered when using a current-feedback amplifier. Because of this, integrators and simple low-pass filters, which are easily implemented on a VFB amplifier, have to be designed slightly differently. If filtering is required, simply place an RC-filter at the noninverting terminal of the operational-amplifier (see Figure 63).



general configurations (continued)




Figure 63. Single-Pole Low-Pass Filter

If a multiple pole filter is required, the use of a Sallen-Key filter can work very well with CFB amplifiers. This is because the filtering elements are not in the negative feedback loop and stability is not compromised. Because of their high slew-rates and high bandwidths, CFB amplifiers can create very accurate signals and help minimize distortion. An example is shown in Figure 64.




Figure 64. 2-Pole Low-Pass Sallen-Key Filter

general configurations (continued)

There are two simple ways to create an integrator with a CFB amplifier. The first one, shown in Figure 65, adds a resistor in series with the capacitor. This is acceptable because at high frequencies, the resistor is dominant and the feedback impedance never drops below the resistor value. The second one, shown in Figure 66, uses positive feedback to create the integration. Caution is advised because oscillations can occur because of the positive feedback.




Figure 65. Inverting CFB Integrator




Figure 66. Noninverting CFB Integrator

general configurations (continued)

Another good use for the THS6022 amplifiers is as very good video distribution amplifiers. One characteristic of distribution amplifiers is the fact that the differential phase (DP) and the differential gain (DG) are compromised as the number of lines increases and the closed-loop gain increases. Be sure to use termination resistors throughout the distribution system to minimize reflections and capacitive loading.




Figure 67. Video Distribution Amplifier Application

evaluation board

An evaluation board is available for the THS6022. This board has been configured for proper thermal management of the THS6022. The circuitry has been designed for a typical ADSL application as shown previously in this document. To order the evaluation board, contact your local TI sales office or distributor. Refer to literature number SLOP133.




MECHANICAL INFORMATION

PWP (R-PDSO-G**)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

20-PIN SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusions.
 - D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
 - E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments Incorporated.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated