
SLOS226A-SEPTEMBER 1998 - REVISED OCTOBER 1998

- ADSL Differential Line Driver
- 400 mA Minimum Output Current into 25-Ω Load
- High Speed
 - 140 MHz Bandwidth (-3dB) with 25-Ω
 Load
 - 315 MHz Bandwidth (–3dB) with 100-Ω Load
 - 1300 V/ μ s Slew Rate, G = 5
- Low Distortion
 -72 dB 3rd Order Harmonic Distortion at f = 1 MHz, 25-Ω Load, and 20 Vpp
- Independent Power Supplies for Low Crosstalk
- Wide Supply Range ±4.5 V to ±16 V
- Thermal Shutdown and Short Circuit Protection
- Available in the PowerPADTM Package
- Improved Replacement for AD815



Cross Section View Showing PowerPAD

description

The THS6012 contains two high-speed drivers capable of providing 400 mA output current (min) into a 25 Ω load. These drivers can be configured differentially to drive a 50-V p–p output signal over low-impedance lines. The drivers are current feedback amplifiers, designed for the high slew rates necessary to support low total harmonic distortion (THD) in xDSL applications. The THS6012 is ideally suited for asymmetrical digital subscriber line (ADSL) applications at the central office, where it supports the high-peak voltage and current requirements of this application.




Figure 1. Typical Central Office-Side ADSL Application



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated

SLOS226A-SEPTEMBER 1998 - REVISED OCTOBER 1998


description (continued)

Separate power supply connections for each driver are provided to minimize crosstalk. The THS6012 is available in the small surface mount, thermally enhanced 20-pin PowerPAD package.

AVAILABLE OPTIONS					
	PACKAGED DEVICE				
TA	PowerPAD PLASTIC SMALL OUTLINE [†] (DWP)				
0°C to 70°C	THS6012CDWP				
-40°C to 85°C	THS6012IDWP				

[†]The DWP packages are available taped and reeled. Add an R suffix to the device type (i.e., THS6012CDWPR)

functional block diagram





absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage, V _{CC+} to V _{CC-}	
Input voltage, V _I (driver and receiver)	±V _{CC}
Output current, I _O (driver) (see Note 1)	800 mA
Differential input voltage, V _{ID}	6 V
Continuous total power dissipation at (or below) $T_A = 25^{\circ}C$ (see Note 1)	5.8 W
Operating free air temperature, T _A	−40°C to 85°C
Storage temperature, T _{stg}	–65°C to 125°C
Lead temperature, 1,6 mm (1/16 inch) from case for 10 seconds	300°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The THS6012 incorporates a PowerPad on the underside of the chip. This acts as a heatsink and must be connected to a thermal dissipation plane for proper power dissipation. Failure to do so can result in exceeding the maximum junction temperature, which could permanently damage the device. See the *Thermal Information* section of this document for more information about PowerPad technology.

recommended operating conditions

		MIN	TYP	MAX	UNIT	
Supply voltage Vee, and Vee	Split Supply	±4.5		±16	V	
Supply voltage, V_{CC+} and V_{CC-}	Single Supply	9		32	v	
Operating free-air temperature, TA	C Suffix	0		70	°C	
	I Suffix	-40		85	Ŭ	



SLOS226A-SEPTEMBER 1998 - REVISED OCTOBER 1998

electrical characteristics, V_{CC} = \pm 15 V, R_L = 25 Ω , R_F = 1 k Ω , T_A = 25°C (unless otherwise noted)

PARAMETER	2	TEST CONE	DITIONS [†]	MIN	TYP	MAX	UNIT
		Split supply		±4.5		±16.5	.,
Power supply operating range		Single supply		9		33	V
	Cingle and d		$V_{CC} = \pm 5 V$	3 to -2.8	3.2 to -3		V
		RL = 25 12	V _{CC} = ±15 V	11.8 to -11.5	12.5 to –12.2		V
Output voitage swing	Differential	Pi = 50.0	$V_{CC} = \pm 5 V$	6 to -5.6	6.4 to -6		v
	Diferentia	KL = 30 22	$V_{CC} = \pm 15 V$	23.6 to -23	25 to -24.4		V
Common mode input volt	000 rongo	$V_{CC} = \pm 5 V$		±3.6	±3.7		v
		$V_{CC} = \pm 15 V$		±13.4	±13.5		v
Input offset voltage		$V_{00} = +5 V_{0} + 15 V_{0}$	$T_A = 25^{\circ}C$		2	5	mV
		$vCC = \pm 2 v \text{ or } \pm 12 v$	$T_A = full range$			7	
Input offset voltage drift		$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	$T_A = full range$			20	μV/°0
Differential input offset voltage		$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	$T_A = 25^{\circ}C$		1.5	4	mV
			$T_A = $ full range			5	
Differential input offset vo	ltage drift	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	$T_A = full range$			10	μV/°
Input bias current Positiv	Negative	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	$T_A = 25^{\circ}C$		3	9	
	put bias current Positive		T _A = full range			12	μA μA
			$T_A = 25^{\circ}C$		4	10	
			T _A = full range			12	
			T _A = 25°C		1.5	8	
	Differential	Differential				11	
		$V_{CC} = \pm 5 V_{c}$			500		
Output current (see Note	2)			400	500		mA
Short-circuit output currer	nt (see Note 2)		<u> </u>		800		mA
Open loop transresistance		$V_{CC} = \pm 5 V$	$V_{CC} = \pm 5 V$		1.5		
				<u> </u>	5		MΩ
Common-mode rejection ratio				62	70		dB
		$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	$T_A = full range$				
		Vi = 200 mV	f = 1 MHz	+			dB
0.000tain		1 - 200 mV,		-68			
		$V_{CC} = \pm 5 V$			-/4		dB
Power supply rejection ratio		V _{CC} = ±15 V			72		<u> </u>
			$T_A = 25 \text{ C}$ $T_A = \text{full range}$	-62	=12		dB
	Power supply operating ra Output voltage swing Common-mode input volt Input offset voltage Input offset voltage drift Differential input offset vo Differential input offset vo Differential input offset vo Output current (see Note Short-circuit output current Open loop transresistance Common-mode rejection Differential common-mod Crosstalk	Power supply operating rangePower supply operating rangeSingle endedOutput voltage swingDifferentialDifferentialInput offset voltageInput offset voltage driftDifferential input offset voltage driftDifferential input offset voltage driftDifferential input offset voltageInput bias currentNegativeInput bias current (see Note 2)Output current (see Note 2)Open loop transresistanceCommon-mode rejection ratioDifferential common-mode rejection ratioCrosstalk	Power supply operating range Split supply Single supply Output voltage swing Single ended $R_L = 25 \Omega$ Output voltage swing Differential $R_L = 50 \Omega$ Common-mode input voltage range $V_{CC} = \pm 5 \vee$ Input offset voltage V _{CC} = ±5 ∨ Input offset voltage drift $V_{CC} = \pm 5 \vee \text{ or } \pm 15 \vee$ Input offset voltage drift $V_{CC} = \pm 5 \vee \text{ or } \pm 15 \vee$ Differential input offset voltage drift $V_{CC} = \pm 5 \vee \text{ or } \pm 15 \vee$ Differential input offset voltage drift $V_{CC} = \pm 5 \vee \text{ or } \pm 15 \vee$ Differential input offset voltage drift $V_{CC} = \pm 5 \vee \text{ or } \pm 15 \vee$ Differential input offset voltage drift $V_{CC} = \pm 5 \vee \text{ or } \pm 15 \vee$ Differential Positive $V_{CC} = \pm 5 \vee \text{ or } \pm 15 \vee$ Output current (see Note 2) $V_{CC} = \pm 5 \vee \text{ or } \pm 15 \vee$ Open loop transresistance $V_{CC} = \pm 5 \vee \text{ or } \pm 15 \vee$ Open loop transresistance $V_{CC} = \pm 5 \vee \text{ or } \pm 15 \vee$ Order of prediction ratio $V_{CC} = \pm 5 \vee \text{ or } \pm 15 \vee$ Differential common-mode rejection ratio $V_{CC} = \pm 5 \vee \text{ or } \pm 15 \vee$ Open loop transresistance $V_{CC} = \pm 5 \vee \text{ or } \pm 15 \vee$ Order to driver <t< td=""><td>Power supply operating range Split supply Single supply Output voltage swing Single ended $R_L = 25 \Omega$ $V_{CC} = \pm 5 \vee$ Output voltage swing Differential $R_L = 50 \Omega$ $V_{CC} = \pm 5 \vee$ Common-mode input voltage range $V_{CC} = \pm 5 \vee$ $V_{CC} = \pm 5 \vee$ Input offset voltage $V_{CC} = \pm 5 \vee$ or $\pm 15 \vee$ $T_A = 25^{\circ}C$ Input offset voltage drift $V_{CC} = \pm 5 \vee$ or $\pm 15 \vee$ $T_A = full range$ Differential input offset voltage $V_{CC} = \pm 5 \vee$ or $\pm 15 \vee$ $T_A = 25^{\circ}C$ Differential input offset voltage drift $V_{CC} = \pm 5 \vee$ or $\pm 15 \vee$ $T_A = 25^{\circ}C$ Input bias current Positive $V_{CC} = \pm 5 \vee$ or $\pm 15 \vee$ $T_A = 25^{\circ}C$ Input bias current (see Note 2) $V_{CC} = \pm 5 \vee$ or $\pm 15 \vee$ $T_A = 10^{\circ}I range$ Output current (see Note 2) $V_{CC} = \pm 5 \vee$ $T_A = 10^{\circ}I range$ Output current (see Note 2) $V_{CC} = \pm 5 \vee$ $R_L = 25 \Omega$ Short-circuit output current (see Note 2) $V_{CC} = \pm 5 \vee$ $T_A = 10^{\circ}I range$ Open loop transresistance $V_{CC} = \pm 5 \vee$ $V_C = \pm 5 \vee$ $T_A = 10^{\circ}I range$</td><td>Power supply operating range Split supply ± 4.5 Single supply 9 Single ended $R_L = 25 \Omega$ $V_{CC} = \pm 5 \vee$ 3 $V_{CC} = \pm 5 \vee$ $T_{A} = 25 \Omega$ $V_{CC} = \pm 5 \vee$ $T_{A} = 25 \vee$ $V_{CC} = \pm 5 \vee$ $T_{A} = 25 \vee$ $T_{A} = 25 \vee$ $T_{A} = 25 \vee$ $V_{CC} = \pm 5 \vee$ $V_{CC} = \pm 5 \vee$ $T_{A} = 25 \vee$ $T_{A} = 25 \vee$ $V_{CC} = \pm 5 \vee$ $V_{CC} = \pm 5 \vee$ $T_{A} = 25 \vee$ $T_{A} = 25 \vee$ $T_{A} = 25 \vee$ $T_{A} = 25 \vee$ $T_{A} = 10 \text{ range}$ $T_{A} = 25 \vee$ $T_{A} = 10 \text{ range}$ Input offset voltage $V_{CC} = \pm 5 \vee \text{ or } \pm 15 \vee$ $T_{A} = 25 \vee$ $T_{A} = 25 \vee$ $T_{A} = 25 \vee$ Differential input offset voltage drift $V_{CC} = \pm 5 \vee \text{ or } \pm 15 \vee$ $T_{A} = 25 \vee$ $T_{A} = 25 \vee$ $T_{A} = 25 \vee$ $T_{A} = 25 \vee$ Differential $Differential$ $Differential$ $V_{CC} = \pm 5 \vee$ $T_{A} = 25 \vee$</td><td>$\begin{array}{c c c c c c } \hline \mbox{Power supply operating range} & Split supply & \pm 4.5 \\ \hline \mbox{Single supply} & 9 \\ \hline \mbox{Single ended} & R_L = 25 \Omega & V_{CC} = \pm 5 V & 1.8 & 1.25 \\ \hline \mbox{V}_{CC} = \pm 15 V & 1.8 & 1.25 \\ \hline \mbox{V}_{CC} = \pm 15 V & 1.8 & 1.25 \\ \hline \mbox{V}_{CC} = \pm 15 V & 1.8 & 1.25 \\ \hline \mbox{V}_{CC} = \pm 15 V & 1.8 & 1.25 \\ \hline \mbox{V}_{CC} = \pm 15 V & V_{CC} = \pm 5 V & 1.36 & \pm 3.7 \\ \hline \mbox{V}_{CC} = \pm 5 V & V_{CC} = \pm 5 V & 1.36 & \pm 3.7 \\ \hline \mbox{V}_{CC} = \pm 15 V & V_{CC} = \pm 5 V & 1.3.6 & \pm 3.7 \\ \hline \mbox{V}_{CC} = \pm 15 V & V_{CC} = \pm 5 V & 1.3.6 & \pm 3.7 \\ \hline \mbox{V}_{CC} = \pm 5 V & 15 V & T_A = 25^{\circ}C & 1.5 \\ \hline \mbox{Input offset voltage drift} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 101 range & - \\ \hline \mbox{Input offset voltage drift} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 101 range & - \\ \hline \mbox{Input offset voltage drift} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 101 range & - \\ \hline \mbox{Input offset voltage drift} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 101 range & - \\ \hline \mbox{Input offset voltage drift} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 101 range & - \\ \hline \mbox{Input offset voltage drift} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 101 range & - \\ \hline \mbox{Input offset voltage drift} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 101 range & - \\ \hline \mbox{Input offset voltage drift} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 101 range & - \\ \hline \mbox{Input offset voltage drift} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 101 range & - \\ \hline \mbox{Input ourrent (see Note 2)} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 5 \Omega & 500 \\ \hline \mbox{V}_{CC} = \pm 15 V & R_L = 5 \Omega & 500 \\ \hline \mbox{V}_{CC} = \pm 15 V & T_A = 5 \Omega & 500 \\ \hline \mbox{V}_{CC} = \pm 15 V & T_A = 101 range & - \\ \hline \mbox{Input ourrent (see Note 2)} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 101 range & - \\ \hline \mbox{Input ourrent (see Note 2)} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 101 range & - \\ \hline \mbox{Input ourrent (see Note 2)} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 5 \Omega & 500 \\ \hline \mbox{V}_{CC} = \pm 15 V & T_A = 5 \Omega & - 0.5 \\ \hline \mbox{Input ourrent (see Note 2)} & V_{CC}$</td><td>Split supply ± 4.5 ± 16.5 Single supply 9 33 Output voltage swing Single ended $R_L = 25 \Omega$ $V_{CC} = \pm 5 V$ 11.8 12.5 Differential Differential $R_L = 50 \Omega$ $V_{CC} = \pm 5 V$ 11.8 12.5 Common-mode input voltage range $V_{CC} = \pm 5 V$ 11.8 12.5 11.8 12.5 Input offset voltage $V_{CC} = \pm 5 V$ 11.8 12.5 12.5 11.8 12.5 Input offset voltage $V_{CC} = \pm 5 V$ 14.5 14.5 12.5 1</td></t<>	Power supply operating range Split supply Single supply Output voltage swing Single ended $R_L = 25 \Omega$ $V_{CC} = \pm 5 \vee$ Output voltage swing Differential $R_L = 50 \Omega$ $V_{CC} = \pm 5 \vee$ Common-mode input voltage range $V_{CC} = \pm 5 \vee$ $V_{CC} = \pm 5 \vee$ Input offset voltage $V_{CC} = \pm 5 \vee$ or $\pm 15 \vee$ $T_A = 25^{\circ}C$ Input offset voltage drift $V_{CC} = \pm 5 \vee$ or $\pm 15 \vee$ $T_A = full range$ Differential input offset voltage $V_{CC} = \pm 5 \vee$ or $\pm 15 \vee$ $T_A = 25^{\circ}C$ Differential input offset voltage drift $V_{CC} = \pm 5 \vee$ or $\pm 15 \vee$ $T_A = 25^{\circ}C$ Input bias current Positive $V_{CC} = \pm 5 \vee$ or $\pm 15 \vee$ $T_A = 25^{\circ}C$ Input bias current (see Note 2) $V_{CC} = \pm 5 \vee$ or $\pm 15 \vee$ $T_A = 10^{\circ}I range$ Output current (see Note 2) $V_{CC} = \pm 5 \vee$ $T_A = 10^{\circ}I range$ Output current (see Note 2) $V_{CC} = \pm 5 \vee$ $R_L = 25 \Omega$ Short-circuit output current (see Note 2) $V_{CC} = \pm 5 \vee$ $T_A = 10^{\circ}I range$ Open loop transresistance $V_{CC} = \pm 5 \vee$ $V_C = \pm 5 \vee$ $T_A = 10^{\circ}I range$	Power supply operating range Split supply ± 4.5 Single supply 9 Single ended $R_L = 25 \Omega$ $V_{CC} = \pm 5 \vee$ 3 $V_{CC} = \pm 5 \vee$ $T_{A} = 25 \Omega$ $V_{CC} = \pm 5 \vee$ $T_{A} = 25 \vee$ $V_{CC} = \pm 5 \vee$ $T_{A} = 25 \vee$ $T_{A} = 25 \vee$ $T_{A} = 25 \vee$ $V_{CC} = \pm 5 \vee$ $V_{CC} = \pm 5 \vee$ $T_{A} = 25 \vee$ $T_{A} = 25 \vee$ $V_{CC} = \pm 5 \vee$ $V_{CC} = \pm 5 \vee$ $T_{A} = 25 \vee$ $T_{A} = 25 \vee$ $T_{A} = 25 \vee$ $T_{A} = 25 \vee$ $T_{A} = 10 \text{ range}$ $T_{A} = 25 \vee$ $T_{A} = 10 \text{ range}$ Input offset voltage $V_{CC} = \pm 5 \vee \text{ or } \pm 15 \vee$ $T_{A} = 25 \vee$ $T_{A} = 25 \vee$ $T_{A} = 25 \vee$ Differential input offset voltage drift $V_{CC} = \pm 5 \vee \text{ or } \pm 15 \vee$ $T_{A} = 25 \vee$ $T_{A} = 25 \vee$ $T_{A} = 25 \vee$ $T_{A} = 25 \vee$ Differential $Differential$ $Differential$ $V_{CC} = \pm 5 \vee$ $T_{A} = 25 \vee$	$ \begin{array}{c c c c c c } \hline \mbox{Power supply operating range} & Split supply & \pm 4.5 \\ \hline \mbox{Single supply} & 9 \\ \hline \mbox{Single ended} & R_L = 25 \Omega & V_{CC} = \pm 5 V & 1.8 & 1.25 \\ \hline \mbox{V}_{CC} = \pm 15 V & 1.8 & 1.25 \\ \hline \mbox{V}_{CC} = \pm 15 V & 1.8 & 1.25 \\ \hline \mbox{V}_{CC} = \pm 15 V & 1.8 & 1.25 \\ \hline \mbox{V}_{CC} = \pm 15 V & 1.8 & 1.25 \\ \hline \mbox{V}_{CC} = \pm 15 V & V_{CC} = \pm 5 V & 1.36 & \pm 3.7 \\ \hline \mbox{V}_{CC} = \pm 5 V & V_{CC} = \pm 5 V & 1.36 & \pm 3.7 \\ \hline \mbox{V}_{CC} = \pm 15 V & V_{CC} = \pm 5 V & 1.3.6 & \pm 3.7 \\ \hline \mbox{V}_{CC} = \pm 15 V & V_{CC} = \pm 5 V & 1.3.6 & \pm 3.7 \\ \hline \mbox{V}_{CC} = \pm 5 V & 15 V & T_A = 25^{\circ}C & 1.5 \\ \hline \mbox{Input offset voltage drift} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 101 range & - \\ \hline \mbox{Input offset voltage drift} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 101 range & - \\ \hline \mbox{Input offset voltage drift} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 101 range & - \\ \hline \mbox{Input offset voltage drift} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 101 range & - \\ \hline \mbox{Input offset voltage drift} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 101 range & - \\ \hline \mbox{Input offset voltage drift} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 101 range & - \\ \hline \mbox{Input offset voltage drift} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 101 range & - \\ \hline \mbox{Input offset voltage drift} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 101 range & - \\ \hline \mbox{Input offset voltage drift} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 101 range & - \\ \hline \mbox{Input ourrent (see Note 2)} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 5 \Omega & 500 \\ \hline \mbox{V}_{CC} = \pm 15 V & R_L = 5 \Omega & 500 \\ \hline \mbox{V}_{CC} = \pm 15 V & T_A = 5 \Omega & 500 \\ \hline \mbox{V}_{CC} = \pm 15 V & T_A = 101 range & - \\ \hline \mbox{Input ourrent (see Note 2)} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 101 range & - \\ \hline \mbox{Input ourrent (see Note 2)} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 101 range & - \\ \hline \mbox{Input ourrent (see Note 2)} & V_{CC} = \pm 5 V \sigma \pm 15 V & T_A = 5 \Omega & 500 \\ \hline \mbox{V}_{CC} = \pm 15 V & T_A = 5 \Omega & - 0.5 \\ \hline \mbox{Input ourrent (see Note 2)} & V_{CC}$	Split supply ± 4.5 ± 16.5 Single supply 9 33 Output voltage swing Single ended $R_L = 25 \Omega$ $V_{CC} = \pm 5 V$ 11.8 12.5 Differential Differential $R_L = 50 \Omega$ $V_{CC} = \pm 5 V$ 11.8 12.5 Common-mode input voltage range $V_{CC} = \pm 5 V$ 11.8 12.5 11.8 12.5 Input offset voltage $V_{CC} = \pm 5 V$ 11.8 12.5 12.5 11.8 12.5 Input offset voltage $V_{CC} = \pm 5 V$ 14.5 14.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 12.5 1

[†] Full range is 0°C to 70°C for the THS6012C and –40°C to 85°C for the THS6012I.

NOTE 2: A heat sink is required to keep the junction temperature below absolute maximum when an output is heavily loaded or shorted. See absolute maximum ratings and *Thermal Information* section.



electrical characteristics, V_{CC} = ±15 V, R_L = 25 Ω , R_F = 1 k Ω , T_A = 25°C (unless otherwise noted) (continued)

PARAMETER		TEST CONDITIONS [†]		MIN	TYP	MAX	UNIT
Cl	Differential input capacitance				1.4		pF
RI	Input resistance				300		kΩ
RO	Output resistance	Open loop	Open loop		13		Ω
			$T_A = 25^{\circ}C$		8.5	10	
	ICC Quiescent current (each driver)	$V_{CC} = \pm 5 V$	T _A = full range			12	mA
		V _{CC} = ±15 V	$T_A = 25^{\circ}C$		11.5	13	IIIA
		VCC = ± 13 V	$T_A = $ full range			15	

[†] Full range is 0°C to 70°C for the THS6012C and -40°C to 85°C for the THS6012I.

operating characteristics, V_{CC} = \pm 15 V, R_L = 25 Ω , R_F = 1 k Ω , T_A = 25°C (unless otherwise noted)

	PARAMETER	२		TEST CONDITION	S	MIN TYP	MAX	UNIT
			$V_{CC} = \pm 15 \text{ V}, V_O = 20 \text{ V}_{(PP)}, \qquad G = 5$ $V_{CC} = \pm 5 \text{ V}, V_O = 5 \text{ V}_{(PP)}, \qquad G = 2$		1300			
SR	SR Slew rate				900		V/μs	
t _s	Settling time to 0.1%	, D	0 V to 10 V Ste	p,	G = 2	70		ns
	Total harmonic distortion		$V_{CC} = \pm 15 V,$ G = 2,	R _F = 680 Ω,	V _{O(PP)} = 20 V	-65		
THD				f = 1 MHz	V _{O(PP)} = 2 V	-79		dBc
1110			$V_{CC} = \pm 5 V,$ G = 2,	R _F = 680 Ω, f = 1 MHz	V _{O(PP)} = 2 V	-76		ubo
Vn	Input voltage noise		$V_{CC} = \pm 5 V \text{ or}$ G = 2,	±15 V, Single-ended	f = 10 kHz,	1.7		nV/√Hz
	Input noise current	Positive (IN+)	$V_{CC} = \pm 5 V \text{ or}$	±15 V,	f = 10 kHz,	11.5		
In	input noise current	Negative (IN-)	G = 2			16		pA/√Hz
			VI = 200 mV, R _F = 680 Ω,		$V_{CC} = \pm 15 V$	140		MHz
			V _I = 200 mV, R _F = 1 kΩ,		$V_{CC} = \pm 5 V$	100		
			V _I = 200 mV, R _F = 620 Ω,	G = 2, R _L = 25 Ω	V _{CC} = ±15 V	120		
DIA	Small-signal bandwidth (-3 dB)	V _I = 200 mV, R _L = 25 Ω,	G = 2, R _F = 820 Ω	$V_{CC} = \pm 5 V$	100			
BW			V _I = 200 mV, R _F = 820 Ω,		V _{CC} = ±15 V	315		
			V _I = 200 mV, R _F = 560 Ω,	G = 2, R _L = 100 Ω	V _{CC} = ±15 V	265		
	Bandwidth for 0.1 dB flatness			0	$V_{CC} = \pm 5 V,$ R _F = 820 Ω	30		N 41 1-
			VI = 200 mV,	G = 1	$V_{CC} = \pm 15 \text{ V},$ R _F = 680 Ω	40		MHz
Full power bandwidth (see Note 3)		V _{CC} = ±15 V, V _{O(PP)} = 20 V		20				
			$V_{CC} = \pm 5 V$,	V _{O(PP)} = 4 V		35		MHz
AD	Differential gain error		G = 2,	NTSC,	$V_{CC} = \pm 5 V$	0.04%		
עיי	Differential gain eno		R _L = 150 Ω,	40 IRE Modulation	$V_{CC} = \pm 15 V$	0.05%		
φD	Differential phase er			NTSC,	$V_{CC} = \pm 5 V$	0.07°		
ΨD	Differential priase er		R _L = 150 Ω,	40 IRE Modulation	$V_{CC} = \pm 15 V$	0.08°		

NOTE 3: Full power bandwidth = slew rate/ $2\pi V_{peak}$




SLOS226A-SEPTEMBER 1998 - REVISED OCTOBER 1998

PARAMETER MEASUREMENT INFORMATION



Figure 2. Input-to-Output Crosstalk Test Circuit








TYPICAL CHARACTERISTICS

	Table of Graphs						
			FIGURE				
	Peak-to-peak output voltage	vs Supply voltage	4				
VO(PP)	Peak-to-peak output voltage	vs Load resistance	5				
VIO	Input offset voltage	vs Free-air temperature	6				
IIB	Input bias current	vs Free-air temperature	7				
CMRR	Common-mode rejection ratio	vs Free-air temperature	8				
	Input-to-output crosstalk	vs Frequency	9				
PSRR	Power supply rejection ratio	vs Free-air temperature	10				
	Closed-loop output impedance	vs Frequency	11				
1	Supply ourrest	vs Supply voltage	12				
ICC	Supply current	vs Free-air temperature	13				
SR	Slew rate	vs Output step	14, 15				
Vn	Input voltage noise	vs Frequency	16				
In	Input current noise	vs Frequency	16				
	Normalized frequency response	vs Frequency	17, 18				
	Output amplitude	vs Frequency	19 – 22				
	Normalized output response	vs Frequency	23 – 26				
	Small frequency response	vs Frequency	27, 28				
	Large frequency response	vs Frequency	27, 28				
	Single-ended harmonic distortion	vs Frequency	29 – 32				
		DC input offset voltage	33, 34				
	Differential gain	Number of 150- Ω loads	35, 36				
	Differential phase	DC input offset voltage	33, 34				
	Differential phase	Number of 150- Ω loads	35, 36				
	Output step response	vs Time	37 – 39				

Table of Graphs




SLOS226A- SEPTEMBER 1998 - REVISED OCTOBER 1998














SLOS226A- SEPTEMBER 1998 - REVISED OCTOBER 1998
























SLOS226A- SEPTEMBER 1998 - REVISED OCTOBER 1998

SMALL AND LARGE SIGNAL FREQUENCY RESPONSE SMALL AND LARGE SIGNAL FREQUENCY RESPONSE -3 3 V_I = 500 mV VI = 500 mV 0 -6 -9 -3 $V_1 = 250 \text{ mV}$ Output Level – dBV Vj = 250 mV Output Level – dBV -12 -6 -15 -9 $V_{1} = 125 \text{ mV}$ $V_{I} = 125 \text{ mV}$ -12 -18 -15 -21 $V_{I} = 62.5 \text{ mV}$ $V_{I} = 62.5 \text{ mV}$ -18 -24 Gain = 1 Gain = 2 V_{CC} = ± 15 V $V_{CC} = \pm 15 V$ -27 -21 R_F = 680 Ω **R_F = 820** Ω R_L = 25 Ω R_L = 25 Ω -30 -24 10M 100M 1M 10M 100M 100k 1M 500M 100k 500M f - Frequency - Hz f - Frequency - Hz Figure 27 Figure 28 SINGLE-ENDED HARMONIC DISTORTION SINGLE-ENDED HARMONIC DISTORTION vs vs FREQUENCY FREQUENCY -40 -40 $V_{CC} = \pm 15 V$ Single-Ended Harmonic Distortion (dBc) Single–Ended Harmonic Distortion (dBc) V_{CC} = ± 5 V Gain = 2 Gain = 2 $R_F = 680 \Omega$ **R_F = 680** Ω -50 -50 $R_L = 25 \Omega$ **R**_L = **25** Ω $V_{O(PP)} = 2V$ $V_{O(PP)} = 2V$ -60 -60 -70 -70 **3rd Harmonic** 2nd Harmonic -80 -80 **2nd Harmonic 3rd Harmonic** -90 -90 -100 -100 100k 1M 10M 100k 1M 10M f - Frequency - Hz f - Frequency - Hz Figure 29 Figure 30





SLOS226A-SEPTEMBER 1998 - REVISED OCTOBER 1998





SLOS226A-SEPTEMBER 1998 - REVISED OCTOBER 1998






Figure 35












SLOS226A-SEPTEMBER 1998 - REVISED OCTOBER 1998



TYPICAL CHARACTERISTICS

APPLICATION INFORMATION

The THS6012 contains two independent operational amplifiers. These amplifiers are current feedback topology amplifiers made for high-speed operation. They have been specifically designed to deliver the full power requirements of ADSL and therefore can deliver output currents of at least 400 mA at full output voltage.

The THS6012 is fabricated using Texas Instruments 30-V complementary bipolar process, HVBiCOM. This process provides excellent isolation and high slew rates that result in the device's excellent crosstalk and extremely low distortion.

independent power supplies

Each amplifier of the THS6012 has its own power supply pins. This was specifically done to solve a problem that often occurs when multiple devices in the same package share common power pins. This problem is crosstalk between the individual devices caused by currents flowing in common connections. Whenever the current required by one device flows through a common connection shared with another device, this current, in conjunction with the impedance in the shared line, produces an unwanted voltage on the power supply. Proper power supply decoupling and good device power supply rejection helps to reduce this unwanted signal. What is left is crosstalk.

However, with independent power supply pins for each device, the effects of crosstalk through common impedance in the power supplies is more easily managed. This is because it is much easier to achieve low common impedance on the PCB with copper etch than it is to achieve low impedance within the package with either bond wires or metal traces on silicon.



APPLICATION INFORMATION

power supply restrictions

Although the THS6012 is specified for operation from power supplies of ± 5 V to ± 15 V (or singled-ended power supply operation from 10 V to 30 V), and each amplifier has its own power supply pins, several precautions must be taken to assure proper operation.

- 1. The power supplies for each amplifier must be the same value. For example, if the driver 1 uses ±15 volts, then the driver 2 must also use ±15 volts. Using ±15 volts for one amplifier and ±5 volts for another amplifier is not allowed.
- 2. To save power by powering down one of the amplifiers in the package, the following rules must be followed.
 - The amplifier designated driver 1 must always receive power. This is because the internal startup circuitry uses the power from the driver 1 device.
 - The –V_{CC} pins from both drivers must always be at the same potential.
 - Driver 2 is powered down by simply opening the +V_{CC} connection.

The THS6012 incorporates a standard Class A-B output stage. This means that some of the quiescent current is directed to the load as the load current increases. So under heavy load conditions, accurate power dissipation calculations are best achieved through actual measurements. For small loads, however, internal power dissipation for each amplifier in the THS6012 can be approximated by the following formula:

$$\mathsf{P}_{\mathsf{D}} \cong \left(2 \ \mathsf{V}_{\mathsf{CC}} \ \mathsf{I}_{\mathsf{CC}} \right) + \left(\mathsf{V}_{\mathsf{CC}} - \mathsf{V}_{\mathsf{O}} \right) \times \left(\frac{\mathsf{V}_{\mathsf{O}}}{\mathsf{R}_{\mathsf{L}}} \right)$$

Where:

 P_D = Power dissipation for one amplifier

 V_{CC} = Split supply voltage

I_{CC} = Supply current for that particular amplifier

- V_O = Output voltage of amplifier
- R_L = Load resistance

To find the total THS6012 power dissipation, we simply sum up both amplifier power dissipation results. Generally, the worst case power dissipation occurs when the output voltage is one-half the V_{CC} voltage. One last note, which is often overlooked: the feedback resistor (R_F) is also a load to the output of the amplifier and should be taken into account for low value feedback resistors.

device protection features

The THS6012 has two built-in protection features that protect the device against improper operation. The first protection mechanism is output current limiting. Should the output become shorted to ground the output current is automatically limited to the value given in the data sheet. While this protects the output against excessive current, the device internal power dissipation increases due to the high current and large voltage drop across the output transistors. Continuous output shorts are not recommended and could damage the device. Additionally, connection of the amplifier output to one of the supply rails ($\pm V_{CC}$) can cause failure of the device and is not recommended.

The second built-in protection feature is thermal shutdown. Should the internal junction temperature rise above approximately 180°C, the device automatically shuts down. Such a condition could exist with improper heat sinking or if the output is shorted to ground. When the abnormal condition is fixed, the internal thermal shutdown circuit automatically turns the device back on.



SLOS226A-SEPTEMBER 1998 - REVISED OCTOBER 1998


APPLICATION INFORMATION

thermal information

The THS6012 is packaged in a thermally-enhanced DWP package, which is a member of the PowerPAD family of packages. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 40(a) and Figure 40(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 40(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device. This is discussed in more detail in the *PCB design considerations* section of this document.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with the, heretofore, awkward mechanical methods of heatsinking.



NOTE A: The thermal pad is electrically isolated from all terminals in the package.

Figure 40. Views of Thermally Enhanced DWP Package



APPLICATION INFORMATION

recommended feedback and gain resistor values

As with all current feedback amplifiers, the bandwidth of the THS6012 is an inversely proportional function of the value of the feedback resistor. This can be seen from **Figures 17** – **20**. The recommended resistors with a ±15 V power supply for the optimum frequency response with a 25- Ω load system are 680- Ω for a gain = 1 and 620- Ω for a gain = 2 or -1. Additionally, using a ±5 V power supply, it is recommended that a 1-k Ω feedback resistor be used for a gain of 1 and a 820- Ω feedback resistor be used for a gain of 2 or -1. These should be used as a starting point and once optimum values are found, 1% tolerance resistors should be used to maintain frequency response characteristics. Because there is a finite amount of output resistance of the operational amplifier, load resistance can play a major part in frequency response. This is especially true with these drivers, which tend to drive low-impedance loads. This can be seen in **Figure 11**, **Figure 23**, and **Figure 24**. As the load resistance increases, the output resistance of the amplifier becomes less dominant at high frequencies. To compensate for this, the feedback resistor should change. For 100- Ω loads, it is recommended that the feedback resistor value of 1 k Ω is recommended, which is a good compromise between bandwidth and phase margin that yields a very stable amplifier.

Consistent with current feedback amplifiers, increasing the gain is best accomplished by changing the gain resistor, not the feedback resistor. This is because the bandwidth of the amplifier is dominated by the feedback resistor value and internal dominant-pole capacitor. The ability to control the amplifier gain independently of the bandwidth constitutes a major advantage of current feedback amplifiers over conventional voltage feedback amplifiers. Therefore, once a frequency response is found suitable to a particular application, adjust the value of the gain resistor to increase or decrease the overall amplifier gain.

Finally, it is important to realize the effects of the feedback resistance on distortion. Increasing the resistance decreases the loop gain and increases the distortion. It is also important to know that decreasing load impedance increases total harmonic distortion (THD). Typically, the third order harmonic distortion increases more than the second order harmonic distortion.

offset voltage

The output offset voltage, (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 41. Output Offset Voltage Model



SLOS226A-SEPTEMBER 1998 - REVISED OCTOBER 1998

APPLICATION INFORMATION

noise calculations and noise figure

Noise can cause errors on very small signals. This is especially true for the amplifying small signals. The noise model for current feedback amplifiers (CFB) is the same as voltage feedback amplifiers (VFB). The only difference between the two is that the CFB amplifiers generally specify different current noise parameters for each input while VFB amplifiers usually only specify one noise current parameter. The noise model is shown in Figure 42. This model includes all of the noise sources as follows:

- $e_n = amplifier internal voltage noise (nV/<math>\sqrt{Hz}$)
- IN+ = noninverting current noise (pA/ \sqrt{Hz})
- IN- = inverting current noise (pA/ \sqrt{Hz})
- e_{Rx} = thermal voltage noise associated with each resistor (e_{Rx} = 4 kTR_x)




Figure 42. Noise Model

The total equivalent input noise density (eni) is calculated by using the following equation:

$$\mathbf{e}_{ni} = \sqrt{\left(\mathbf{e}_{n}\right)^{2} + \left(\mathbf{IN} + \times \mathbf{R}_{S}\right)^{2} + \left(\mathbf{IN} - \times \left(\mathbf{R}_{F} \| \mathbf{R}_{G}\right)\right)^{2} + 4 \text{ kTR}_{s} + 4 \text{ kT}\left(\mathbf{R}_{F} \| \mathbf{R}_{G}\right)}$$

Where:

 $k = Boltzmann's constant = 1.380658 \times 10^{-23} \\ T = temperature in degrees Kelvin (273 + °C) \\ R_F || R_G = parallel resistance of R_F and R_G$

To get the equivalent output noise of the amplifier, just multiply the equivalent input noise density (e_{ni}) by the overall amplifier gain (A_V) .

$$e_{no} = e_{ni} A_V = e_{ni} \left(1 + \frac{R_F}{R_G} \right)$$
 (Noninverting Case)



APPLICATION INFORMATION

noise calculations and noise figure (continued)

As the previous equations show, to keep noise at a minimum, small value resistors should be used. As the closed-loop gain is increased (by reducing R_G), the input noise is reduced considerably because of the parallel resistance term. This leads to the general conclusion that the most dominant noise sources are the source resistor (R_S) and the internal amplifier noise voltage (e_n). Because noise is summed in a root-mean-squares method, noise sources smaller than 25% of the largest noise source can be effectively ignored. This can greatly simplify the formula and make noise calculations much easier to calculate.


This brings up another noise measurement usually preferred in RF applications, the noise figure (NF). Noise figure is a measure of noise degradation caused by the amplifier. The value of the source resistance must be defined and is typically 50 Ω in RF applications.

NF = 10log
$$\left[\frac{e_{ni}^2}{(e_{Rs})^2}\right]$$

Because the dominant noise components are generally the source resistance and the internal amplifier noise voltage, we can approximate noise figure as:

NF = 10log
$$\left[1 + \frac{\left[\left(e_n\right)^2 + \left(IN + \times R_S\right)^2\right]}{4 \ kTR_S}\right]$$

Figure 43 shows the noise figure graph for the THS6012.





SLOS226A-SEPTEMBER 1998 - REVISED OCTOBER 1998

APPLICATION INFORMATION

driving a capacitive load

Driving capacitive loads with high performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS6012 has been internally compensated to maximize its bandwidth and slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 44. A minimum value of 10 Ω should work well for most applications. For example, in 75- Ω transmission systems, setting the series resistor value to 75 Ω both isolates any capacitance loading and provides the proper line impedance matching at the source end.




Figure 44. Driving a Capacitive Load


PCB design considerations

Proper PCB design techniques in two areas are important to assure proper operation of the THS6012. These areas are high-speed layout techniques and thermal-management techniques. Because the THS6012 is a high-speed part, the following guidelines are recommended.

- Ground plane It is essential that a ground plane be used on the board to provide all components with a
 low inductive ground connection. Although a ground connection directly to a terminal of the THS6012 is not
 necessarily required, it is recommended that the thermal pad of the package be tied to ground. This serves
 two functions. It provides a low inductive ground to the device substrate to minimize internal crosstalk and
 it provides the path for heat removal.
- Input stray capacitance To minimize potential problems with amplifier oscillation, the capacitance at the inverting input of the amplifiers must be kept to a minimum. To do this, PCB trace runs to the inverting input must be as short as possible, the ground plane must be removed under any etch runs connected to the inverting input, and external components should be placed as close as possible to the inverting input. This is especially true in the noninverting configuration. An example of this can be seen in Figure 45, which shows what happens when 1.8 pF is added to the inverting input terminal in the noninverting configuration. The bandwidth increases dramatically at the expense of peaking. This is because some of the error current is flowing through the stray capacitor instead of the inverting node of the amplifier. Although, in the inverting mode, stray capacitance at the inverting input has little effect. This is because the inverting node is at a *virtual ground* and the voltage does not fluctuate nearly as much as in the noninverting configuration.



APPLICATION INFORMATION



PCB design considerations (continued)

Figure 45. Driver Normalized Frequency Response vs. Frequency

Proper power supply decoupling – Use a minimum of a 6.8-µF tantalum capacitor in parallel with a 0.1-µF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-µF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-µF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting etch makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminal and the ceramic capacitors.

Because of its power dissipation, proper thermal management of the THS6012 is required. Although there are many ways to properly heatsink this device, the following steps illustrate one recommended approach for a multilayer PCB with an internal ground plane.

- 1. Prepare the PCB with a top side etch pattern as shown in Figure 46. There should be etch for the leads as well as etch for the thermal pad.
- 2. Place 18 holes in the area of the thermal pad. These holes should be 13 mils in diameter. They are kept small so that solder wicking through the holes is not a problem during reflow.
- 3. It is recommended, but not required, to place six more holes under the package, but outside the thermal pad area. These holes are 25 mils in diameter. They may be larger because they are not in the area to be soldered so that wicking is not a problem.
- 4. Connect all 24 holes, the 18 within the thermal pad area and the 6 outside the pad area, to the internal ground plane.



SLOS226A- SEPTEMBER 1998 - REVISED OCTOBER 1998

APPLICATION INFORMATION

PCB design considerations (continued)

- 5. When connecting these holes to the ground plane, do **not** use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. However, in this application, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the THS6012 package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated through hole.
- 6. The top-side solder mask should leave exposed the terminals of the package and the thermal pad area with its five holes. The four larger holes outside the thermal pad area, but still under the package, should be covered with solder mask.
- 7. Apply solder paste to the exposed thermal pad area and all of the operational amplifier terminals.
- 8. With these preparatory steps in place, the THS6012 is simply placed in position and run through the solder reflow operation as any standard surface mount component. This results in a part that is properly installed.




Figure 46. PowerPAD PCB Etch and Via Pattern

The actual thermal performance achieved with the THS6012 in its PowerPAD package depends on the application. In the previous example, if the size of the internal ground plane is approximately 3 inches \times 3 inches, then the expected thermal coefficient, θ_{JA} , is about 21.5°C/W. For a given θ_{JA} , the maximum power dissipation is shown in Figure 47 and is calculated by the following formula:

$$\mathsf{P}_{\mathsf{D}} = \left(\frac{\mathsf{T}_{\mathsf{M}\mathsf{A}}\mathsf{X}^{-\mathsf{T}}\mathsf{A}}{{}^{\theta}\mathsf{J}\mathsf{A}}\right)$$

Where:

P_D = Maximum power dissipation of THS6012 (watts)

 T_{MAX} = Absolute maximum junction temperature (150°C)

 T_A = Free-ambient air temperature (°C)

$$\theta_{JA} = \theta_{JC} + \theta_{CA}$$

 θ_{JC} = Thermal coefficient from junction to case (0.37°C/W)


 θ_{CA} = Thermal coefficient from case to ambient



APPLICATION INFORMATION

PCB design considerations (continued)

More complete details of the PowerPAD installation process and thermal management techniques can be found in the Texas Instruments Technical Brief, *PowerPAD Thermally Enhanced Package*. This document can be found at the TI web site (www.ti.com) by searching on the key word PowerPAD. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.



MAXIMUM POWER DISSIPATION

Figure 47. Maximum Power Dissipation vs. Free-Air Temperature




SLOS226A- SEPTEMBER 1998 - REVISED OCTOBER 1998

APPLICATION INFORMATION

ADSL

The THS6012 was primarily designed as a line driver and line receiver for ADSL (asymmetrical digital subscriber line). The driver output stage has been sized to provide full ADSL power levels of 20 dBm onto the telephone lines. Although actual driver output peak voltages and currents vary with each particular ADSL application, the THS6012 is specified for a minimum full output current of 400 mA at its full output voltage of approximately 12 V. This performance meets the demanding needs of ADSL at the central office end of the telephone line. A typical ADSL schematic is shown in Figure 48.







APPLICATION INFORMATION

ADSL (continued)

The ADSL transmit band consists of 255 separate carrier frequencies each with its own modulation and amplitude level. With such an implementation, it is imperative that signals put onto the telephone line have as low a distortion as possible. This is because any distortion either interferes directly with other ADSL carrier frequencies or it creates intermodulation products that interfere with ADSL carrier frequencies.

The THS6012 has been specifically designed for ultra low distortion by careful circuit implementation and by taking advantage of the superb characteristics of the complementary bipolar process. Driver single-ended distortion measurements are shown in **Figures 29 – 32**. It is commonly known that in the differential driver configuration, the second order harmonics tend to cancel out. Thus, the dominant total harmonic distortion (THD) will be primarily due to the third order harmonics. For these tests the load was 25Ω . Additionally, distortion should be reduced as the feedback resistance drops. This is because the bandwidth of the amplifier increases, which allows the amplifier to react faster to any nonlinearities in the closed-loop system.

Another significant point is the fact that distortion decreases as the impedance load increases. This is because the output resistance of the amplifier becomes less significant as compared to the output load resistance.




SLOS226A-SEPTEMBER 1998 - REVISED OCTOBER 1998

APPLICATION INFORMATION

general configurations

A common error for the first-time CFB user is to create a unity gain buffer amplifier by shorting the output directly to the inverting input. A CFB amplifier in this configuration oscillates and is **not** recommended. The THS6012, like all CFB amplifiers, **must** have a feedback resistor for stable operation. Additionally, placing capacitors directly from the output to the inverting input is not recommended. This is because, at high frequencies, a capacitor has a very low impedance. This results in an unstable amplifier and should not be considered when using a current-feedback amplifier. Because of this, integrators and simple low-pass filters, which are easily implemented on a VFB amplifier, have to be designed slightly differently. If filtering is required, simply place an RC-filter at the noninverting terminal of the operational-amplifier (see Figure 49).





If a multiple pole filter is required, the use of a Sallen-Key filter can work very well with CFB amplifiers. This is because the filtering elements are not in the negative feedback loop and stability is not compromised. Because of their high slew-rates and high bandwidths, CFB amplifiers can create very accurate signals and help minimize distortion. An example is shown in Figure 50.




Figure 50. 2-Pole Low-Pass Sallen-Key Filter



APPLICATION INFORMATION

general configurations (continued)

There are two simple ways to create an integrator with a CFB amplifier. The first one shown in Figure 51 adds a resistor in series with the capacitor. This is acceptable because at high frequencies, the resistor is dominant and the feedback impedance never drops below the resistor value. The second one shown in Figure 52 uses positive feedback to create the integration. Caution is advised because oscillations can occur because of the positive feedback.





Figure 51. Inverting CFB Integrator







SLOS226A- SEPTEMBER 1998 - REVISED OCTOBER 1998

APPLICATION INFORMATION

general configurations (continued)

Another good use for the THS6012 amplifiers are as very good video distribution amplifiers. One characteristic of distribution amplifiers is the fact that the differential phase (DP) and the differential gain (DG) are compromised as the number of lines increases and the closed-loop gain increases. Be sure to use termination resistors throughout the distribution system to minimize reflections and capacitive loading.




Figure 53. Video Distribution Amplifier Application

evaluation board

An evaluation board is available for the THS6012. This board has been configured for proper thermal management of the THS6012. The circuitry has been designed for a typical ADSL application as shown previously in this document. To order the evaluation board contact your local TI sales office or distributor. Refer to literature number SLOP132.




SLOS226A-SEPTEMBER 1998 - REVISED OCTOBER 1998

MECHANICAL INFORMATION

DWP (R-PDSO-G20)

PowerPAD[™] PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. The thermal performance may be enhanced by bonding the thermal pad to an external thermal plane.

PowerPAD is a trademark of Texas Instruments Incorporated.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated