# TPIC6595 Power+ Logic ${ }^{\text {™ }}$ Eight-Bit Shift Register With Low-Side Power DMOS Switches 

December 1995

## Contents

Page
INTRODUCTION ..... 4-135
FUNCTIONAL DESCRIPTION ..... 4-135
APPLICATION DESIGN CONSIDERATIONS ..... 4-138
Power and Thermal Considerations ..... 4-138
Switching Unclamped Inductive Loads and Turn-Off Power Dissipation, P OFF ..... 4-139
Parallel Operation of Output Switches for Extended Current Capability ..... 4-144
APPLICATION DESIGN EXAMPLES ..... 4-145
Direct Drive of Eight Lamps ..... 4-145
Direct Drive of Eight Relays ..... 4-146
Unipolar Stepper Motor Drive ..... 4-147
Cascade Operation of Multiple TPIC6595s ..... 4-151
Simultaneous Turn-on/Turn-off of Eight Inductors That Simulate Driving
Solenoids Under Worst-Case Condition ..... 4-153
Circuit Mechanical Layout Considerations ..... 4-155
CONCLUSION ..... 4-156
ACKNOWLEDGMENT ..... 4-156

## List of Illustrations

Figure Page

1. Functional Block Diagram ..... 4-137
2. Thermal Model-Thermal Equilibrium, No Heat Sink ..... 4-139
3. Peak Avalanche Current Versus Time Duration of Avalanche ..... 4-140
4. Peak Switching Current Versus Starting Junction Temperature ..... $4-x x x$
5. Power Switches Connected in Parallel ..... 4-143
6. Parallel Operation of Output Switches for Extended Current Capability ..... 4-144
7. Simultaneous Switching of Eight Lamps ..... 4-145
8. Simultaneous Switching of Eight 12-V, 10/20-A Relays ..... 4-146
9. DRAIN1 Voltage and Current Waveforms of Figure 8 Application Circuit ..... 4-147
10. Logic and DRAIN0 Output Waveforms ..... 4-148
11. Unipolar Stepper Motor Drive Circuit ..... 4-149
12. Current and Voltage Waveforms That Occur in the Winding L1 ..... 4-150
13. Expansion of Body Diode Reverse-Current Waveform From Figure 10(b) ..... 4-150
14. Cascade Operation of Multiple TPIC6595s ..... 4-152
15. Driving Solenoid Under Worst-Case Conditions ..... 4-154
16. Mechanical Layout ..... 4-155

## List of Tables

Table Title Page

1. Values for the Current Coefficient Kn ..... 4-139
2. Word Generator Program (Four-Step Sequence) ..... 4-151
3. HP8180A Data Generator Data ..... 4-156

## Introduction

The TPIC6595 is a monolithic Power+ Logic ${ }^{\text {TM }}$ device that contains eight $1.5-\mathrm{A}$ peak/45-V low-side DMOS power switches packaged in a 20-pin dual-in-line plastic package. The logic functions of the TPIC6595 consist of the logic functions existing in the high-speed CMOS (HCMOS) SN74HC595 catalog parts except the outputs are inverted relative to the HCMOS version. The eight DMOS switches are controlled from a single input, SER IN (serial input), and by an 8-bit serial word. Data is transferred through an 8-bit shift register on the rising edge of SRCK. SER OUT is provided at the last bit of the shift register to allow cascading in applications requiring more than eight DMOS switches.

Each of the eight DMOS switches are equipped with an internal 45-V drain-to-gate zener clamp that greatly enhances their capability to switch unclamped inductive loads. Since the zener clamp causes the DMOS switch to be forward biased instead of being avalanched during inductive-load turn off, a power switch avalanche energy rating of 75 mJ maximum is achieved.

This device provides a cost-effective single-chip solution for direct control of motors, relays, solenoids, and other high-energy, high-electrical stress loads including lamps. Since the device implements a direct control link between the microcontroller and the system electrical loads, use of multiple logic integrated circuits and discrete power devices are eliminated. The reduction of discrete devices not only reduces cost, but saves circuit space and improves system reliability by the reduction of active components.

## Functional Description

The TPIC6595 is an 8-bit serial-in-to-parallel-out power driver having separate power and logic ground pins. A functional block diagram is shown in Figure 1. Data is transferred through an 8-bit shift register on rising edges on SRCK. The data in the shift register is latched to the outputs by the rising edge on RCK. All outputs are placed in a high-impedance mode with a high level on $\overline{\mathrm{G}}$, but the data is not cleared from the storage register latches. $\overline{\text { SRCLR }}$ clears all data in the shift register only. SER OUT is provided at the last bit of the shift register to allow for cascading in applications requiring more than eight output bits.

The logic used is specified within the data sheet to operate from 4.5 V to 5.5 V , but it is capable of operation down to 3 V and up to an absolute maximum voltage of 7 V . The CMOS transistors used in the digital logic have small feature sizes and short channel lengths as well as tightly controlled, low threshold voltages. Due to these characteristics, the CMOS gains are high, and the parasitic capacitance is minimized. Because of this, the logic is able to function at greater than $25-\mathrm{MHz}$ operation over the full $\mathrm{V}_{\mathrm{CC}}$ range of 3 V to 7 V and over the temperature range of $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. Another result of using primarily CMOS-type transistors in the design of the power logic is a low quiescent current $\left(\mathrm{I}_{\mathrm{CC}}\right)$.
The predrive circuitry is a CMOS buffer stage that provides adequate sink/source drive to the gate of the output power DMOS. A series resistor has been added between the buffer stage and the gate of the DMOS in order to provide a more controlled gate-drain capacitor charging current than could be achieved with a CMOS buffer alone. The current-limit resistor serves two purposes: first, it limits power dissipation in the drain-to-gate zener clamp structure under inductive transient conditions, and second, it controls the voltage rise and fall of the DMOS gate. This reduces radio frequency interference (RFI) during output switching. The rise and fall times at the gate are controlled by the effective RC time constant, which consists of the series resistor and the $\mathrm{C}_{\mathrm{iss}}$ of the DMOS.

The DMOS outputs are designed to have a typical static drain-source on-state resistance of $1.3 \Omega$ with a continuous output current of 250 mA at $25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}$ of 5 V . The DMOS transistors are designed to have
a low threshold voltage. The low threshold voltage along with the high gain of the devices allow the gates to be driven without the aid of any additional supply voltage above $\mathrm{V}_{\mathrm{CC}}$. Thus a charge pump or additional level shifting voltage supply is not necessary. The elimination of a charge-pump circuit reduces turn-on times, thereby minimizing power dissipation in the outputs during switching. The use of a charge pump also increases the susceptibility of generating RFI due to the need for an internal oscillator. An oscillator provides little interference due to its low power, but the DMOS may serve as a transconductance amplifier for the oscillator circuit, especially when switching small resistive loads.
Variation of the output characteristics is primarily a function of temperature and $\mathrm{V}_{\mathrm{CC}}$. With the CMOS predrive buffer used, the $\mathrm{V}_{\mathrm{GS}}$ of the output DMOS varies directly with $\mathrm{V}_{\mathrm{CC}}$. A typical $\mathrm{r}_{\mathrm{DS}(\mathrm{on)}}$ of $1.8 \Omega$ at $25^{\circ} \mathrm{C}$ can be achieved with a $\mathrm{V}_{\mathrm{CC}}$ of 3 V . This low static drain-source on-state resistance is directly attributable to the low DMOS threshold voltage in the process. Output ${ }^{\mathrm{DS}} \mathrm{D}_{(\mathrm{on})}$ primarily consists of the intrinsic DMOS resistance, the series resistance of the source and drain lead busing, bonding resistance, and lead frame resistance. All of these resistances have a positive temperature coefficient.


Figure 1. Functional Block Diagram

## Application Design Considerations

## Power and Thermal Considerations

Three important application considerations for a power device are the power, thermal, and inductive energy ratings with respect to the operational load demands. The following illustrate analytical approaches that ensure that the device is operating within these maximum ratings.

To calculate the current $\mathrm{I}_{\mathrm{D}}$ for a single output with n outputs conducting equal current, use equation (1)

$$
\begin{equation*}
\mathrm{I}_{\mathrm{D}}=\sqrt{\frac{\mathrm{T}_{\mathrm{J}}-\mathrm{T}_{\mathrm{A}}}{\mathrm{R}_{\theta \mathrm{JA}} \times \mathrm{r}_{\mathrm{DS}(\text { on })} \times 8}} \mathrm{~K}_{\mathrm{n}} \tag{1}
\end{equation*}
$$

Where:
$\mathrm{K}_{\mathrm{n}} \quad=$ current coefficient for the current of a single output with n outputs simultaneously conducting equal current
$\mathrm{R}_{\theta \mathrm{JJA}}=$ thermal resistance or junction-to-ambient, $90^{\circ} \mathrm{C} / \mathrm{W}$
$\mathrm{r}_{\mathrm{DS}(\text { on })}=$ static drain-source on-state resistance at $150^{\circ} \mathrm{C}$ (worst case) $3.5 \Omega$
$\mathrm{T}_{\mathrm{J}}=$ junction operating temperature, ${ }^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{A}} \quad=$ operating ambient temperature, ${ }^{\circ} \mathrm{C}$
Table 1. Values for the Current Coefficient $\mathrm{K}_{\mathrm{n}}$

| Total Outputs On <br> $\mathbf{n}$ | Current Coefficient <br> $\mathbf{K}_{\mathbf{n}}$ |
| :---: | :---: |
| 1 | 2.67 |
| 2 | 1.95 |
| 3 | 1.61 |
| 4 | 1.40 |
| 5 | 1.26 |
| 6 | 1.50 |
| 7 | 1.07 |
| 8 | 1.00 |

The current coefficient values, $\mathrm{K}_{\mathrm{n}}$, shown in Table 1 are derived from the thermal model shown in Figure 2 and the TPIC6595 data sheet thermal resistance values.


Figure 2. Thermal Model-Thermal Equilibrium, No Heat Sink
The following equations apply for the thermal model in Figure 2:

$$
\begin{aligned}
& \mathrm{R} 1\left|\mid \mathrm{R} 2\|\mathrm{R} 3\| \mathrm{R} 4\|\mathrm{R} 5\| \mathrm{R} 6\|\mathrm{R} 7\| \mathrm{R} 8+\mathrm{R} 9=90^{\circ} \mathrm{C} / \mathrm{W}\right. \\
& \mathrm{R} 1\|\mathrm{R} 2\| \mathrm{R} 3\|\mathrm{R} 4\| \mathrm{R} 5\|\mathrm{R} 6\| \mathrm{R} 7 \| \mathrm{R} 8=1.6^{\circ} \mathrm{C} / \mathrm{W} \\
& \mathrm{R}_{\mathrm{n}, \mathrm{n}}=1-8=12.8^{\circ} \mathrm{C} / \mathrm{W} \\
& \mathrm{R} 9=88.4^{\circ} \mathrm{C} / \mathrm{W} \\
& \mathrm{~T}_{\mathrm{J}(\mathrm{n})}=\text { junction temperature of an individual output with } \mathrm{n} \text { outputs conducting equal current } \\
& \mathrm{P} 1=\mathrm{P} 2=\mathrm{P} 3=\mathrm{P} 4=\mathrm{P} 5=\mathrm{P} 6=\mathrm{P} 7=\mathrm{P} 8
\end{aligned}
$$

Therefore:

$$
\mathrm{T}_{\mathrm{J}(\mathrm{n})}=\mathrm{P} 1 \mathrm{R} 1+\mathrm{nP} 1 \mathrm{R} 9+\mathrm{T}_{\mathrm{A}}
$$

From the thermal model in Figure 2, P1 can be calculated using equation 1.

$$
\begin{equation*}
\mathrm{P}_{1}=\frac{\mathrm{T}_{\mathrm{J}(\mathrm{n})}-\mathrm{T}_{\mathrm{A}}}{\mathrm{R} 1+\mathrm{nR} 9}=\mathrm{I}_{\mathrm{D}}^{2} \mathrm{r}_{\mathrm{DS}(\mathrm{on})}=\mathrm{I}_{\mathrm{D}}^{2} 3.5 \Omega \tag{2}
\end{equation*}
$$

## Switching Unclamped Inductive Loads and Turn-Off Power Dissipation, Poff

The data sheet shows an energy rating of 75 mJ . This energy rating is a specific point on the curve shown in Figure 5 on the data sheet, which is repeated here as Figure 3 for clarity.
The energy capability of the device in Figure 3 is not described in a traditional manner but as a graph of peak-switching current versus avalanche time for a starting junction temperature of $25^{\circ} \mathrm{C}$.


Figure 3. Peak Avalanche Current Versus Time Duration of Avalanche
It has been established that the energy limitations of these devices during inductive switching is due to the self heating of the silicon structure. Figure 4(a) shows the measurements of the peak-switching current versus starting junction temperature and idealized inductive switching waveforms. The power absorbed by the device during switching is proportional to the peak switched current, $\mathrm{I}_{\mathrm{av}}$. If the failure mechanism is thermal, the power capability of the device is related to the transient thermal impedance, starting temperature of the device, and maximum physical temperature that the silicon can withstand. It is well known ${ }^{1}$ that for the typical resistivities used in the manufacture of these devices, the maximum temperature that silicon can operate at is in the range of $400^{\circ} \mathrm{C}$. Therefore, if the peak switching temperature is plotted as a function of starting temperature, the relationship should be linear and intercept the temperature axis at $400^{\circ} \mathrm{C}$. Study of Figure 4(a) shows that the $0.5-\mathrm{ms}$ line has an intercept with the starting temperature is directly attributable to the zener diode that has been integrated between the drain and the gate of the device. The zener diode forces the whole DMOS structure to be active during voltage clamping and therefore gives the maximum possible energy absorption capability.

As a consequence of a thermally-limited failure mechanism, the concept of a single energy rating for the device does not fully characterize its capabilities, since the maximum energy capability is related to the time duration over which the energy is absorbed. Consequently, the inductive switching energy characterization of the TPIC6595 has been expanded to show peak switching current, $\mathrm{I}_{\text {as }}$, versus avalanche time for the device, $\mathrm{t}_{\mathrm{av}}$.
The equation, $|\mathrm{V}|=\mathrm{L}$ di/dt, can be used to relate this curve to a practical application circuit. Given a supply voltage, $\mathrm{V}_{\mathrm{DD}}$, and an internal clamp voltage of $\mathrm{V}_{\mathrm{BR}(\mathrm{DSX}}$ the avalanche time, $\mathrm{t}_{\mathrm{av}}$, is given by $\left(\mathrm{V}_{(\mathrm{BR}) \mathrm{DSX}}\right.$ $\left.-\mathrm{V}_{\mathrm{DD}}\right) / \mathrm{L}$, and the peak switching current $\mathrm{I}_{\mathrm{av}}$ is simply the maximum current at switch off.

[^0]
(a) PEAK SWITCHING CURRENT VERSUS JUNCTION TEMPERATURE

(b) IDEALIZED INDUCTIVE SWITCHING WAVEFORMS

Figure 4. Peak Switching Current Versus Starting Junction Temperature
If the maximum power dissipation of the device is not exceeded, it is possible to drive an inductive load by operating a number of the devices in parallel. This is due to the close matching of the gate-drain zener diodes.

Figure 5(a) shows four switches operating in parallel while driving a $105-\mathrm{mH} / 11.5-\Omega$ load at 1 A . The power absorbed during switching is often greater than the power dissipated during the on period.

$$
\begin{equation*}
\mathrm{E}_{\mathrm{off}}=\frac{3 \mathrm{~L}_{\mathrm{H}} \mathrm{I}_{\mathrm{DM}}{ }^{2} \mathrm{BV}_{(\mathrm{BR}) \mathrm{DSX}}}{\left[6\left(\mathrm{~V}_{(\mathrm{BR}) \mathrm{DSX}}-\mathrm{V}_{\mathrm{DD}}\right)+4 \mathrm{R}_{\mathrm{L}} \mathrm{I}_{\mathrm{DM}}\right]} \tag{3}
\end{equation*}
$$

Where:

| $\mathrm{E}_{\text {off }}$ | Total energy absorbed by TPIC6595 during turn-off transient | 59.6 mJ |
| :--- | :--- | ---: |
| f | Switching frequency | 25 Hz |
| $\mathrm{~L}_{\mathrm{H}}$ | Load inductance | 105 mH |
| $\mathrm{I}_{\mathrm{DM}}$ | Peak output load current | 1 A |
| $\mathrm{P}_{\text {off }}$ | Turn-off power dissipation | 1.26 W |
| $\mathrm{R}_{\mathrm{L}}$ | Inductor resistance | $11.5 \Omega$ |
| $\mathrm{~V}_{(\mathrm{BR}) \mathrm{DSX}}$ | Clamp voltage | 45 V |
| $\mathrm{~V}_{\mathrm{DD}}$ | Load supply voltage | 13 V |
| $\mathrm{P}_{\text {off }}=$ | $\mathrm{E}_{\text {off }} \mathrm{f}=1.49 \mathrm{~W}$ |  |

In the above example, switching frequency of only 25 Hz can result in a power dissipation that is greater than the package rating device. If it is assumed that $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{J}}=150^{\circ} \mathrm{C}$, the maximum power dissipation, $\mathrm{P}_{\mathrm{max}}$, is given by

$$
\mathrm{P}_{\max }=\left(\mathrm{T}_{\mathrm{J} \max }-\mathrm{T}_{\mathrm{A}}\right) / \mathrm{R}_{\theta \mathrm{JA}}
$$

Where:
$\mathrm{T}_{\mathrm{Jmax}}$ is the maximum junction temperature,
$\mathrm{T}_{\mathrm{A}}$ is the ambient temperature, and
$\mathrm{R}_{\theta J \mathrm{JA}}$ is the thermal resistance.
Thus,

$$
\begin{array}{ll}
\mathrm{P}_{\max } & =(150-25) / 90=1.39 \mathrm{~W} \text { and at a switching speed of } 25 \mathrm{~Hz}, \\
\mathrm{P}_{\text {off }} & =59.6 \mathrm{~mJ} \times 25 \mathrm{~Hz}=1.49 \mathrm{~W}
\end{array}
$$

The above example demonstrates that the power dissipation associated with load turn off is often significantly greater than during the on period.


Figure 5. Power Switches Connected in Parallel

## Parallel Operation of Output Switches for Extended Current Capability

If all eight output switches are not needed for an application and a continuous output load current greater than 0.25 A is required, the switches can be connected in parallel for extended current capability. The current-sharing capability of the switches is demonstrated in a circuit while operating at $\mathrm{T}_{\mathrm{A}}=40^{\circ} \mathrm{C}$ ( see Figure 6). The individual switch current, $\mathrm{I}_{\mathrm{D}}$, is determined by equation (5).


Figure 6. Parallel Operation of Output Switches for Extended Current Capability

$$
\begin{aligned}
\mathrm{I}_{\mathrm{D}} & =\sqrt{\frac{\mathrm{T}_{\mathrm{J}}-\mathrm{T}_{\mathrm{A}}}{\mathrm{R}_{\theta \mathrm{JA}} \times \mathrm{r}_{\mathrm{DS}(\mathrm{on})} \times 8}} \mathrm{~K}_{\mathrm{n}} \\
\mathrm{~K}_{\mathrm{n}} & =\text { current coefficient }=1.5,6 \text { outputs on }
\end{aligned}
$$

Where:

$$
\begin{aligned}
\mathrm{I}_{\mathrm{D}} & =\sqrt{\frac{150^{\circ} \mathrm{C}-40^{\circ} \mathrm{C}}{90^{\circ} \mathrm{C} \times 3.5 \Omega \times 8}} \mathrm{~K}_{\mathrm{n}} \\
\mathrm{I}_{\mathrm{D}} & =0.209 \mathrm{~A} \times 1.5=0.313 \mathrm{~A} \text { each switch } \\
\mathrm{I}_{\mathrm{L} 1} & =3 \mathrm{XI}_{\mathrm{D}}=0.940 \mathrm{Amax} \text { current for Load1 } \\
\mathrm{I}_{\mathrm{L} 2} & =2 \mathrm{XI} \mathrm{I}_{\mathrm{D}}=0.627 \mathrm{~A} \max \text { current for Load2 } \\
\mathrm{I}_{\mathrm{L} 3} & =1 \mathrm{X} \mathrm{I}_{\mathrm{D}}=0.313 \mathrm{~A} \text { max current for Load3 }
\end{aligned}
$$

## Application Design Examples

## Direct Drive of Eight Lamps

Figure 7 shows the TPIC6595 circuit simultaneously switching eight No. 194 automotive lamps from a $14.3-\mathrm{V}$ source and various waveforms, which demonstrate the internal current limiting at approximately 1.8 A.


Figure 7. Simultaneous Switching of Eight Lamps

The nature of an incandescent lamp is capacitive during turn on and represents an instantaneous short circuit. Previous measurements have indicated that the in-rush current (peak switching current) of the incandescent bulbs shown in Figure 7 is typically 2.6 A. As shown on the previous page, the TPIC6595 limits this current to approximately 1.8 A .

## Direct Drive of Eight Relays

The worst-case power dissipation for continuous operation of all outputs is calculated as 0.438 W based on the device measurements.

$$
\begin{aligned}
\text { Maximum } \mathrm{r}_{\mathrm{DS}(\mathrm{on})} & =3.5 \Omega\left(\mathrm{~T}_{\mathrm{J}}=150^{\circ} \mathrm{C}\right): \\
\mathrm{I}_{\mathrm{rms}} & \approx 0.125 \mathrm{~A}(\text { see Figure } 9) \\
\mathrm{P} & =\mathrm{I}_{\mathrm{rms}}{ }^{2} \times \mathrm{r}_{\mathrm{DS}}(\text { on }) \times 8 \text { outputs on } \\
\mathrm{P} & =(0.125 \mathrm{~A})^{2} \times 3.5 \Omega \times 8=0.438 \mathrm{~W}
\end{aligned}
$$

The power dissipation created by inductive energy is insignificant in this case because the resistance component of the load is large compared to the inductance. Based on $R_{\theta J A}=90^{\circ} \mathrm{C} / \mathrm{W}$ and $\mathrm{T}_{\mathrm{J}}=150^{\circ} \mathrm{C}$, the maximum permissible ambient operating temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ for driving the eight relays at continuous operation is $110^{\circ} \mathrm{C}$.

$$
\begin{aligned}
\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}-\mathrm{PR}_{\theta \mathrm{JA}} & =150^{\circ} \mathrm{C}-0.438 \times 90^{\circ} \mathrm{C} \\
& =110^{\circ} \mathrm{C}
\end{aligned}
$$



Figure 8. Simultaneous Switching of Eight 12-V, 10/20-A Relays


Figure 9. DRAIN1 Voltage and Current Waveforms of Figure 8 Application Circuit

## Unipolar Stepper Motor Drive

Stepping motors, due to their digital drive requirements, are natural motion providers for microprocessors or ASIC-based systems. The TPIC6595 provides a simple solution to the problem of translating logic-level timing to high-voltage and current requirements of stepping motors.

The permanent magnet stepping motor has two types of stator winding. The bipolar type has a single winding on each stator pole and uses a full bridge to drive each phase winding. In the unipolar type, the flux reversal is accomplished by individually driving a bifilar winding on each pole. The windings are phased such that when current is passed through one winding, a given flux polarity is generated. By passing current through the other winding, the opposite flux polarity is produced. The overall magnetic effect is the same as the bipolar motor, but the phase windings can be more economically driven by devices with open-drain outputs such as the TPIC6595.
Printers are one major application of stepping motors because the stepping motor is ideally matched to the needs of paper feeding. In this application, the paper is required to move in well-defined increments, which through gearing equate to fixed numbers of motor steps. Since the paper position is initialized by the user or at paper loading, there is no need for positional feedback. Therefore, the motion system is an open loop, and the paper is advanced by stepping the motor's rotor a given amount.

The system clock is set for a frequency of 4 kHz . This is based on time per motor step of 2.5 ms and a total of ten clock pulses required per each motor step. This is seen in equation (6), i.e., eight clock pulses for the data word plus one additional clock pulse before and after the data word.

$$
\begin{equation*}
{ }^{\mathrm{t}} \mathrm{CLK}=\frac{2.5 \mathrm{~ms} / \mathrm{step}}{10 \text { clock pulses step }}=0.25 \mathrm{~ms} \text { or } \mathrm{f}_{\mathrm{CLK}}=4 \mathrm{kHz} \tag{6}
\end{equation*}
$$

Figures 10, 11, and 12 illustrate two different techniques for driving a unipolar stepping motor with the TPIC6595. The motor is driven at its rated 1-A peak by operating two output DMOS transistors in parallel. In these examples the input logic, which would normally be provided by the system's microprocessor, is generated by a Hewlett Packard HP8180A Data Generator; the logic steps are shown in Table 2 and illustrated in Figure 10.


Figure 10. Logic and DRAINO Output Waveforms

Table 2. Word Generator Program (Four-Step Sequence)

| CW STEPt | SER IN INPUT DATA <br> WORD | TPIC6595 SWITCHES ON |
| :---: | :---: | :---: |
| 1 | 01010101 | DRAIN0 \|| DRAIN4, DRAIN2 || DRAIN6 |
| 2 | 01100110 | DRAIN1 \| | DRAIN5, DRAIN2 | | DRAIN6 |
| 3 | 10101010 | DRAIN1 \| | DRAIN5, DRAIN3 | | DRAIN7 |
| 4 | 10011001 | DRAIN0 \| | DRAIN4, DRAIN3 || DRAIN7 |
| 1 | 01010101 | DRAIN0 \|| DRAIN4, DRAIN2 || DRAIN6 |
| $\dagger$ |  |  |

In Figure 11(a), the construction of a stepper motor results in strong magnetic coupling between the stator windings. Consequently, a change in magnetic flux that occurs when the current in winding L1 is interrupted results in an induced current within winding L2. The timing of this motor is such that when D1 parallel with D5 are switched off, D0 parallel with D4 are switched on. The current that is induced in winding L1 is in the negative direction and first flows through the body-drain diode of the DMOS transistors, decays to zero, and then increases in a positive manner. The voltage and current waveforms are shown in Figure 11(b), where it can be seen that the decay time for the negative current is approximately $700 \mu \mathrm{~s}$. Consequently, the nature of a stepper-motor load causes both positive and negative current to flow through the DMOS power transistor.
It is possible to block the recirculating negative current by placing a diode in series with each pole winding. This is shown in Figure 12(a). In this circuit, the drain is allowed to fly to its clamp voltage, since no current is induced in another motor pole winding. The decay time of the current is now reduced to approximately $310 \mu \mathrm{~s}$, which is considerably faster than in the previous example. However, since the energy of the pole winding is not transferred to another pole, it must be absorbed by the DMOS transistor. The device then runs considerably warmer than in the previous case. This technique can only be used in an application that does not result in the device's thermal rating being exceeded.

(b) VOLTAGE AND CURRENT WAVEFORMS AT NODES SHOWN IN FIGURE 11(a)

Figure 11. Unipolar Stepper Motor Drive Circuit


Figure 12. Current and Voltage Waveforms That Occur in the Winding L1


Figure 13. Expansion of Body Diode Reverse-Current Waveform From Figure 10(b)
The current waveform shown within Figure 11 shows that during each winding pulse, both negative and positive current flows through the power switch. A time expansion of the negative current flow region is given in Figure 13.

Figure 13 reveals an inflection point (denoted as point A) in the voltage waveform at approximately -700 mV . When the voltage across the device is less than 700 mV , the DMOS transistor is conducting in the reverse direction, and the power dissipation is given by the product of $\mathrm{R}_{\mathrm{DS}(\mathrm{on})}$ and the square of the drain current. When the voltage across the device is greater than 700 mV , the current flow is split between the source-drain diode and the power DMOS transistor.

A feature of power integrated circuits that is often neglected is their ability to conduct current in the reverse direction. When driving inductive loads, the body drain diode is forced to conduct in the reverse direction and the resulting current flow through this device can have effects on the integrated drive logic, causing functional problems within the device. Special consideration to these problems has been given during the design phase of the TPIC6595, and no susceptibility to this type of problem has been found to exist.

## Cascade Operation of Multiple TPIC6595s

By shifting data into SER IN and out SER OUT, TPIC6595s can be connected in cascade. Figure 14 shows two TPIC6595s connected in cascade including an example SER IN timing diagram of the 16-bit data word for turning on the device number 2's output switches DRAIN6(2), DRAIN4(2), DRAIN2(2), and DRAIN0(2) and the device number 1's output switches DRAIN3(1), DRAIN2(1), DRAIN1(1), and DRAIN0(1). Also, Figure 14(b) is an oscilloscope waveform of device number 1's operation per the conditions described.

The HP8180A data generator data page for generating the example 16-bit timing diagram explained above is listed in Table 3.

(a) TWO TPIC6595s CONNECTED IN CASCADE


Horizontal $=20 \mu \mathrm{~s} / \mathrm{cm}$
(c) WAVEFORMS OF FIGURE 14(a) AND SER OUT

Figure 14. Cascade Operation of Multiple TPIC6595s

Table 3. HP8180A Data Generator Data

| ADDRESS | STR | DATA (for generator outputs) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \hline 1-0 \text { Out } \\ & \text { NRZ RCK } \end{aligned}$ | $\frac{0-\frac{3}{S} \text { Out NRZ }}{\text { SRCLR }}$ | $\begin{aligned} & \hline 0-2 \text { Out } \\ & \text { RZ SRCK } \end{aligned}$ | $0-1 \mathrm{Out}_{\overline{\mathrm{G}}} \mathrm{NRZ}$ | $\begin{aligned} & \hline 0-0 \text { Out NRZ } \\ & \text { SER IN } \end{aligned}$ |
| 0000 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0001 | 0 | 0 | 1 | 0 | 1 | 0 |
| 0002 | 0 | 0 | 1 | 1 | 1 | 0 |
| 0003 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0004 | 0 | 0 | 1 | 1 | 1 | 0 |
| 0005 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0006 | 0 | 0 | 1 | 1 | 1 | 0 |
| 0007 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0008 | 0 | 0 | 1 | 1 | 1 | 0 |
| 0009 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0010 | 0 | 0 | 1 | 1 | 1 | 0 |
| 0011 | 0 | 0 | 1 | 1 | 1 | 0 |
| 0012 | 0 | 0 | 1 | 1 | 1 | 0 |
| 0013 | 0 | 0 | 1 | 1 | 1 | 0 |
| 0014 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0015 | 0 | 0 | 1 | 1 |  | 1 |
| 0016 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0017 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0018 | 0 | 1 | 1 | 0 | 0 | 0 |

$\dagger$ The width is equal to $50 \mu \mathrm{~s}$, delay $0.20 \mu \mathrm{~s}$.
NOTE: The frequency is equal to 20 kHz .

## Simultaneous Turn-on/Turn-off of Eight Inductors That Simulate Driving Solenoids Under Worst-Case Conditions

Figure 15 shows the test circuit and oscilloscope waveforms switching eight high-inductance inductors ( R $=60 \Omega$ and $\mathrm{L}=250 \mathrm{mH}$ ) from a $15.6-\mathrm{V}$ source. The device provides $0.25-\mathrm{A}$ current to each inductor and dissipates 1.12 W as seen in equation (10), which is a safe-operating condition based on the $1.39-\mathrm{W}$ continuous dissipation rating.

$$
\begin{equation*}
\mathrm{E}_{\mathrm{T}}=\mathrm{E}_{\mathrm{L}}+\mathrm{E}_{\mathrm{S}}-\mathrm{E}_{\mathrm{R}}=\frac{3 \mathrm{~L}_{\mathrm{H}_{\mathrm{DM}}^{2}} \mathrm{~V}_{(\mathrm{BR}) \mathrm{DSX}}}{6\left[\mathrm{~V}_{(\mathrm{BR}) \mathrm{DSX}}-\mathrm{V}_{\mathrm{DD}}\right]+4 \mathrm{R}_{\mathrm{L}} \mathrm{I}_{\mathrm{DM}}}=9 \mathrm{~mJ} \tag{7}
\end{equation*}
$$

The calculated power dissipation $\mathrm{P}_{\mathrm{OFF}}$ is 1.58 W as seen in equation (5).

$$
\begin{align*}
\mathrm{P}_{\mathrm{OFF}} & =\mathrm{E}_{\mathrm{T}} \times \mathrm{f}=0.009 \mathrm{~J} \times 10 \mathrm{~Hz}=0.087 \mathrm{~W}  \tag{8}\\
\mathrm{P}_{\mathrm{ON}} & =\mathrm{I}_{\mathrm{DM}}{ }^{2} \times \mathrm{r}_{\mathrm{DS}(\mathrm{on})}=(0.25 \mathrm{~A})^{2} 3.5 \Omega=0.219 \mathrm{~W}  \tag{9}\\
\mathrm{P}_{\mathrm{T}(\mathrm{AV})} & =\mathrm{P}_{\mathrm{OFF}} \times \mathrm{n}+\mathrm{P}(\mathrm{QUIES})+\mathrm{P}_{\mathrm{ON}} \times \mathrm{d} \times \mathrm{n}  \tag{10}\\
& =0.087 \times 8+0.0001 \times 5+0.219 \times 0.24 \times 8 \\
& =1.12 \mathrm{~W}
\end{align*}
$$

Where:

| $\mathrm{E}_{\mathrm{L}}$ | Inductive energy stored in inductor | 7.7 mJ |
| :---: | :---: | :---: |
| $\mathrm{E}_{\mathrm{R}}$ | Energy absorbed by resistance during turn-off transient | 1.7 mJ |
| $\mathrm{E}_{\mathrm{S}}$ | Energy from power supply during turn-off transient | 2.7 mJ |
| $\mathrm{E}_{\mathrm{T}}$ | Total energy absorbed by each switch during turn-off transient | 8.7 mJ |
| f | Switching frequency | 10 Hz |
| d | Duty cycle | 0.24 |
| $\mathrm{L}_{\mathrm{H}}$ | Load inductance | 250 mH |
| $\mathrm{I}_{\mathrm{DM}}$ | Peak output load current | 0.25 A |
| N | Number of switches operating | 8 |
| $\mathrm{P}_{\text {OFF }}$ | Turn-off power dissipation each switch | 0.087 W |
| $\mathrm{P}_{\text {ON }}$ | On-state power dissipation each switch (see Equation 9) | 0.219 W |
| P(QUIES) | Bias power dissipation | 0 W |
| $\mathrm{P}_{\mathrm{T}(\mathrm{AV})}$ | Average total power dissipation | 1.12 W |
| $\mathrm{R}_{\mathrm{L}}$ | Inductor resistance | $60 \Omega$ |
| $\mathrm{V}_{(\text {(BR) }}$ DSX | Clamp voltage [measured, see Figure 15(b)] | 50 V |
| $V_{\text {DD }}$ | Load supply voltage | 15.6 V |
| $\mathrm{r}_{\mathrm{DS}}$ (on) | Static drain-source on-state resistance, $\mathrm{T}_{\mathrm{J}}=150^{\circ} \mathrm{C}$ | $3.5 \Omega$ |


(a) SIMULTANEOUS TURN-ON/TURN-OFF CIRCUIT

Figure 15. Driving Solenoid Under Worst-Case Conditions

(b) SWITCHING EIGHT HIGH INDUCTIVE LOADS

Figure 15. Driving Solenoid Under Worst-Case Conditions (continued)

## Circuit Mechanical Layout Considerations

As in any application where power is being controlled by digital and/or analog signals, it is recommended that special attention be given to the circuit layout. There are a few standard layout techniques that eliminate false triggering of the logic inputs due to noise coupling from the power components. A suggested layout is given in Figure 16.


Figure 16. Mechanical Layout

A $0.1-\mu \mathrm{F}$ ceramic bypass capacitor should be connected across $\mathrm{V}_{\mathrm{CC}}$ and LGND and placed physically close to the TPIC6595.

A power ground bus should be created on the circuit board that is the return ground for the power loads. The PGNDs connect to the power ground bus.

The ground for the logic interface circuits should be routed separately from the power ground bus. The logic ground and power ground runs should tie in common at only one point; this one connection pin should be placed close to LGND.

The logic components that drive the TPIC6595 should be placed close to the IC.

## Conclusion

The TPIC6595 is a monolithic power logic device that contains eight $1.5-\mathrm{A}$ peak/45-V low-side DMOS power switches packaged in a 20-pin dual-in-line plastic package (DIP) and wide-body surface-mount package (DW). Control of the eight power switches is accomplished from a single input by an 8-bit serial word that independently controls each of the eight power switches. All inputs accept standard TTL- and CMOS-logic levels.

The TPIC6595 is a cost-effective single-chip solution for direct control of motors, relays, solenoids, and other high energy, high electrical stress loads. Since the device implements a direct control link between the microcontroller and the system electrical loads, use of multiple logic ICs and discrete power devices are eliminated. The reduction of discrete devices not only reduces cost but saves circuit space and improves system reliability by the reduction of active components.

## Acknowledgment

The authors Joe Mings and Dave Cotton wish to acknowledge the contribution of Ross Teggatz and Joe Devore for the report section Functional Description, to Dale Skelton for the section Circuit Mechanical Layout Considerations, and to Ken Echelberger for building the application circuits described and preparing report artwork.



[^0]:    ${ }^{1}$ Physics of Semiconductor Devices, Second Edition. Sze. John Wiley \& Sons, pp. 19-26.

