SLVS100B - OCTOBER 1994 - REVISED JANUARY 1998

- Low $r_{DS(on)} \dots 65 \text{ m}\Omega$ Typ at $V_{GS} = -4.5 \text{ V}$
- High Current Capability 6 A at V_{GS} = -4.5 V
- Logic-Level Gate Drive (3 V Compatible) V_{GS(th)} = -0.9 V Max
- Low Drain-Source Leakage Current <100 nA From 25°C to 75°C at V_{DS} = -6 V
- Fast Switching . . . 5.8 ns Typ t_{d(on)}
- Small-Outline Surface-Mount Power Package



description

The TPS1110 is a single, low-r_{DS(on)}, P-channel enhancement-mode power MOS transistor. The device features extremely low-r_{DS(on)} values coupled with logic-level gate-drive capability and very low drain-source leakage current. With a maximum $V_{GS(th)}$ of -0.9 V and an I_{DSS} of only -100 nA, the TPS1110 is the ideal high-side switch for low-voltage, portable battery-management power-distribution systems where maximizing battery life is an important concern. The thermal performance of the 8-pin small-outline (D) package has been greatly enhanced over the standard 8-pin SOIC, further making the TPS1110 ideally suited for many power applications. For compatibility with existing designs, the TPS1110 has a pinout common with other P-channel MOSFETs in small-outline integrated circuit (SOIC) packages. The TPS1110 is characterized for an operating junction temperature range, T_J, from -40° C to 150°C. The D package is available packaged in standard sleeves or in taped and reeled formats. When ordering the tape-and-reel format, add an R suffix to the device type number (e.g., TPS1110DR).

AVAILABLE OPTIONS

| | PACKAGED DEVICE [†] | CHIP FORM (Y) | | |
|----------------|------------------------------|------------------|--|--|
| Tj | SMALL OUTLINE (D) | | | |
| -40°C to 150°C | TPS1110D | TPS1110Y | | |

⁺ The D package is available taped and reeled. Add an R suffix to device type (e.g., TPS1110DR). The chip form is tested at 25°C.

schematic



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SLVS100B - OCTOBER 1994 - REVISED JANUARY 1998

TPS1110Y chip information

This chip, when properly assembled, displays characteristics similar to the TPS1110C. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chip may be mounted with conductive epoxy or a gold-silicon preform.





SLVS100B - OCTOBER 1994 - REVISED JANUARY 1998

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

| | | | | UNIT |
|--------------------------------------------------------------|------------------------|-------------------------|------|------|
| Drain-to-source voltage, V _{DS} | -7 | V | | |
| Gate-to-source voltage, V _{GS} | ±7 | V | | |
| | | T _P = 25°C‡ | -5 | A |
| | VGS = -2.7 V | T _P = 125°C‡ | -2.3 | |
| | | T _P = 25°C‡ | -6 | |
| | $V_{GS} = -4.5 V$ | T _P = 125°C‡ | -2.7 | |
| Pulse drain current, ID | T _A = 25°C | -24 | А | |
| Continuous source current (diode conduction), IS | $T_A = 25^{\circ}C$ | -6 | А | |
| Continuous total power dissipation | T _P = 25°C‡ | 4 | W | |
| Junction-to-pin thermal resistance (θ_{JP}) | 31 | °C/W | | |
| Continuous total power dissipation | $T_A = 25^{\circ}C$ | 1.25 | W | |
| Junction-to-ambient thermal resistance (θ_{JA}) | 100 | °C/W | | |
| Storage temperature range, T _{stg} | -65 to 150 | °C | | |
| Operating junction temperature range, TJ | -40 to 150 | °C | | |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | 260 | °C | | |

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

 T_{P} – Temperature of drain pins measured close to the package

electrical characteristics at $T_J = 25^{\circ}C$ (unless otherwise noted)

static

| PARAMETER | | TEST CONDITIONS | | TPS1110 | | | TPS1110Y | | | LINUT |
|---------------------|--------------------------------------------------------------|-----------------------------------------------------|----------------------------------------|---------|-------|------|----------|-------|-----|-------------|
| | | | | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| VGS(th) | Gate-to-source threshold voltage | V _{DS} = V _{GS} , See Figure 9 | I _D = -250 μA, | -0.5 | -0.75 | -0.9 | | -0.75 | | V |
| V _{SD} | Source-to-drain voltage (diode forward voltage) \S | I _{SD} = −3 A, See Figure 8 | $V_{GS} = 0 V,$ | | -0.8 | | | -0.8 | | V |
| IGSS | Reverse gate current, drain short circuited to source | V _{DS} = 0 V, | $V_{GS} = -6 V$ | | | ±100 | | | | nA |
| | Zero-gate-voltage drain current | $V_{DS} = -7 V,$ $V_{GS} = 0 V$ | $T_J = 25^{\circ}C$ | | | -100 | | | | nA |
| DSS | | $V_{DS} = -6 V,$ $V_{GS} = 0 V$ | T _J = 75°C | | | -100 | | | | nA |
| | | | T _J = 125°C | | | -10 | | | | μΑ |
| ^r DS(on) | Static drain-to-source on-state resistance§ | $V_{GS} = -4.5 V$, See Figure 5 | I _D = -6 A, | | 65 | 75 | | 65 | | m () |
| | | $V_{GS} = -2.7 V$, See Figure 5 | I _D = -2 A, | | 100 | 110 | | 100 | | 11152 |
| 9fs | Forward transconductance§ | $V_{DS} = -5 V$, | $I_{D} = -6 A$ | | 5 | | | 5 | | S |
| C _{iss} | Short-circuit input capacitance, common source | | | | 275 | | | 275 | | |
| C _{oss} | Short-circuit output capacitance, common source | V _{DS} = -6 V, f = 1 MHz | V _{GS} = 0 V, See Figure 6 | | 415 | | | 415 | | pF |
| C _{rss} | Short-circuit reverse transfer capacitance, common source | | | | 73 | | | 73 | | |

§ Pulse test: pulse duration \leq 300 µs, duty cycle \leq 2%



SLVS100B - OCTOBER 1994 - REVISED JANUARY 1998

dynamic

| PARAMETER | | TEST CONDITIONS | | TPS1110 | | | TPS1110Y | | | LINUT | |
|---------------------|---------------------------------------|-------------------------------------------------------------------------|-------------------------------------------------------------|-----------------------|-----|------|----------|-----|------|-------|----|
| | | | | MIN | TYP | MAX | MIN | TYP | MAX | UNIT | |
| Qg | Total gate charge | | | | | 4.3 | 5.4 | | 4.3 | | |
| Qgs | Gate-to-source charge | V _{DS} = -6 V, See Figures 1 ; | $V_{DS} = -6 V$, $V_{GS} = -6 V$, See Figures 1 and 10 | I _D = –3 A | | 0.66 | 0.83 | | 0.66 | | nC |
| Q _{gd} | Gate-to-drain charge | 1 | | | | 0.52 | 0.68 | | 0.52 | | |
| ^t d(on) | Turn-on delay time | | | | | 5.8 | 8 | | 5.8 | | ns |
| ^t d(off) | Turn-off delay time | $V_{DD} = -6 V$, $R_L = 6 \Omega$, $R_G = 6 \Omega$, See Figure 2 | $L = 6 \Omega$, $I_D = -1 A$, | | 22 | 29 | | 22 | | ns | |
| t _r | Rise time | | See Figure 2 | | 22 | 29 | | 22 | | | |
| t _f | Fall time | | | | | 4.5 | 7 | | 4.5 | | ns |
| trr(SD) | Source-to-drain reverse-recovery time | $V_{DS} = -6 V_{,}$ | di/dt = 100 A/µs, | ID = -3 A | | 65 | 98 | | 65 | | |
| Q _{rr} | Total diode charge | | | | | 71 | | | 71 | | nC |



Figure 1. Gate-Charge Test Circuit and Waveform



SLVS100B - OCTOBER 1994 - REVISED JANUARY 1998



Figure 2. Resistive Switching



SLVS100B - OCTOBER 1994 - REVISED JANUARY 1998

TYPICAL CHARACTERISTICS

| | | FIGURE |
|---------------------------------------------------------|----------------------------|--------|
| Drain current | vs Drain-to-source voltage | 3 |
| Drain current | vs Gate-to-source voltage | 4 |
| Static drain-to-source on-state resistance | vs Drain current | 5 |
| Capacitance | vs Drain-to-source voltage | 6 |
| Static drain-to-source on-state resistance (normalized) | vs Junction temperature | 7 |
| Source-to-drain diode current | vs Source-to-drain voltage | 8 |
| Gate-to-source threshold voltage | vs Junction temperature | 9 |
| Gate-to-source voltage | vs Gate charge | 10 |





- 3



SLVS100B - OCTOBER 1994 - REVISED JANUARY 1998

TYPICAL CHARACTERISTICS





SLVS100B - OCTOBER 1994 - REVISED JANUARY 1998



TYPICAL CHARACTERISTICS



SLVS100B - OCTOBER 1994 - REVISED JANUARY 1998

THERMAL INFORMATION

Table of Graphs

| | | FIGURE |
|-----------------------------------------------------|----------------------------|--------|
| Maximum drain current | vs Drain-to-source voltage | 11 |
| Junction-to-pin thermal resistance (normalized) | vs Pulse duration | 12 |
| Junction-to-ambient thermal resistance (normalized) | vs Pulse duration | 13 |

MAXIMUM DRAIN CURRENT



 $^{+}$ T_P – Temperature of drain pins measured close to the package

Figure 11



SLVS100B - OCTOBER 1994 - REVISED JANUARY 1998

JUNCTION-TO-PIN THERMAL RESISTANCE (NORMALIZED) vs **PULSE DURATION** 1 d = 0.5 $r_{\mathsf{JA}(t)}-\mathsf{Junction}\ensuremath{\mathsf{-formal}}$ Resistance (Normalized) d = 0.2 d = 0.1 0.1 # d = 0.05 d = 0.02 d = 0.01 0.01 Single Pulse tc tw PD 0 0.001 0.01 0.0001 0.001 10 0.1 1 100 tw - Pulse Duration - s NOTE A: $Z_{\theta JP}(t) = r_{JP}(t) \cdot \theta_{JP}$ $t_W = pulse duration$ $t_{C} = cycle time$

THERMAL INFORMATION

 $d = duty cycle = t_W/t_C$ peak $T_J = P_D \cdot Z_{\theta JP}(t) + T_P$

Figure 12



SLVS100B - OCTOBER 1994 - REVISED JANUARY 1998



THERMAL INFORMATION

[†] Device mounted on FR4 printed-circuit board with no special thermal considerations.

NOTE A: $Z_{\theta JA}(t) = r_{JA}(t) \cdot \theta_{JA}$ $t_W = pulse duration$ $t_C = cycle time$ $d = duty cycle = t_W/t_C$ $peak T_J = P_D \cdot Z_{\theta JA}(t) + T_A$

Figure 13



SLVS100B - OCTOBER 1994 - REVISED JANUARY 1998

MECHANICAL INFORMATION

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Four center pins are connected to die mount pad.
- E. Falls within JEDEC MS-012



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated