
SLVS124E - JUNE 1995 - REVISED APRIL 1997

- Available in 3-V, 3.3-V, 4.85-V, and 5-V
 Fixed-Output and Adjustable Versions
- Integrated Precision Supply-Voltage Supervisor Monitoring Regulator Output Voltage
- Active-Low Reset Signal with 200-ms Pulse Width
- Very Low Dropout Voltage . . . Maximum of 35 mV at I_O = 100 mA (TPS7350)
- Low Quiescent Current Independent of Load . . . 340 μA Typ
- Extremely Low Sleep-State Current,
 0.5 μA Max
- 2% Tolerance Over Full Range of Load, Line, and Temperature for Fixed-Output Versions
- Output Current Range of 0 mA to 500 mA
- TSSOP Package Option Offers Reduced Component Height For Critical Applications


description

The TPS73xx devices are members of a family of micropower low-dropout (LDO) voltage regulators. They are differentiated from the TPS71xx and

D OR P PACKAGE (TOP VIEW)



PW PACKAGE (TOP VIEW)



NC - No internal connection

† SENSE – Fixed voltage options only (TPS7330, TPS7333, TPS7348, and TPS7350)

TPS72xx LDOs by their integrated delayed microprocessor-reset function. If the precision delayed reset is not required, the designer should consider the TPS71xx and TPS72xx.§

AVAILABLE OPTIONS

TJ	OUTP	JT VOLT (V)	AGE	RESET	TIVE-GO THRESI OLTAGE (V)	HOLD	Р	ACKAGED DEV	CES	CHIP FORM
	MIN	TYP	MAX	MIN	TYP	MAX	SMALL OUTLINE (D)	PLASTIC DIP (P)	TSSOP (PW)	(Y)
	4.9	5	5.1	4.55	4.65	4.75	TPS7350QD	TPS7350QP	TPS7350QPWLE	TPS7350Y
	4.75	4.85	4.95	4.5	4.6	4.7	TPS7348QD	TPS7348QP	TPS7348QPWLE	TPS7348Y
−40°C to	3.23	3.3	3.37	2.868	2.934	3	TPS7333QD	TPS7333QP	TPS7333QPWLE	TPS7333Y
125°C	2.94	3	3.06	2.58	2.64	2.7	TPS7330QD	TPS7330QP	TPS7330QPWLE	TPS7330Y
		djustable √ to 9.75		1.101	1.123	1.145	TPS7301QD	TPS7301QP	TPS7301QPWLE	TPS7301Y

The D package is available taped and reeled. Add R suffix to device type (e.g., TPS7350QDR). The PW package is only available left-end taped and reeled. The TPS7301Q is programmable using an external resistor divider (see application information). The chip form is tested at 25°C.

[§] The TPS71xx and the TPS72xx are 500-mA and 250-mA output regulators respectively, offering performance similar to that of the TPS73xx but without the delayed-reset function. The TPS72xx devices are further differentiated by availability in 8-pin thin shrink small-outline packages (TSSOP) for applications requiring minimum package size.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



[‡]FB – Adjustable version only (TPS7301)

SLVS124E - JUNE 1995 - REVISED APRIL 1997

description (continued)

The RESET output of the TPS73xx initiates a reset in microcomputer and microprocessor systems in the event of an undervoltage condition. An internal comparator in the TPS73xx monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage.

If that occurs, the RESET output (open-drain NMOS) turns on, taking the RESET signal low. RESET stays low for the duration of the undervoltage condition. Once the undervoltage condition ceases, a 200-ms (typ) time-out begins. At the completion of the 200-ms delay, RESET goes high.

An order of magnitude reduction in dropout voltage and quiescent current over conventional LDO performance is achieved by replacing the typical pnp pass transistor with a PMOS device.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (maximum of 35 mV at an output current of 100 mA for the TPS7350) and is directly proportional to the output current (see Figure 1). Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is low and remains constant, independent of output loading (typically 340 µA over the full range of output current, 0 mA to 500 mA). These two key specifications yield a significant improvement in operating life for battery-powered systems.

The LDO family also features a sleep mode; applying a logic high signal to $\overline{\text{EN}}$ (enable) shuts down the regulator, reducing the quiescent current to 0.5 μ A maximum at $T_J = 25^{\circ}$ C.

The TPS73xx is offered in 3-V, 3.3-V, 4.85-V, and 5-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.2 V to 9.75 V). Output voltage tolerance is specified as a maximum of 2% over line, load, and temperature ranges (3% for adjustable version). The TPS73xx family is available in PDIP (8 pin), SO (8 pin) and TSSOP (20 pin) packages. The TSSOP has a maximum height of 1.2 mm.





Figure 1. Dropout Voltage Versus Output Current




- † TPS7330, TPS7333, TPS7348, TPS7350 (fixed-voltage options)
- ‡ Capacitor selection is nontrivial. See application information section for details.

Figure 2. Typical Application Configuration


SLVS124E - JUNE 1995 - REVISED APRIL 1997

TPS73xxY chip information

These chips, when properly assembled, display characteristics similar to those of the TPS73xxQ. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.



functional block diagram




[§] For most applications, SENSE should be externally connected to OUT as close as possible to the device. For other implementations, refer to SENSE-pin connection discussion in applications information section.

[¶] Switch positions are shown with \overline{EN} low (active).



SLVS124E – JUNE 1995 – REVISED APRIL 1997

timing diagram



[†] V_{res} is the minimum input voltage for a valid RESET. The symbol V_{res} is not currently listed within EIA or JEDEC standards for semiconductor symbology.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Input voltage range§, V _I , RESET, SENSE, EN	0.3 V to 11 V
Output current, I _O	2 A
Continuous total power dissipation	See Dissipation Rating Tables 1 and 2
Operating virtual junction temperature range, T _J	–55°C to 150°C
Storage temperature range, T _{Stq}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds .	

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

§ All voltage values are with respect to network terminal ground.



SLVS124E – JUNE 1995 – REVISED APRIL 1997

DISSIPATION RATING TABLE 1 - FREE-AIR TEMPERATURE (SEE FIGURE 3)

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING			T _A = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	145 mW
Р	1175 mW	9.4 mW/°C	752 mW	235 mW
PW†	700 mW	5.6 mW/°C	448 mW	140 mW

DISSIPATION RATING TABLE 2 - CASE TEMPERATURE (SEE FIGURE 4)

PACKAGE	$T_C \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _C = 25°C	T _C = 70°C POWER RATING	T _C = 125°C POWER RATING
D	2188 mW	9.4 mW/°C	1765 mW	1248 mW
Р	2738 mW	21.9 mW/°C	1752 mW	548 mW
PWT	4025 mW	32.2 mW/°C	2576 mW	805 mW

[†] Refer to Thermal Information section for detailed power dissipation considerations when using the TSSOP package.

MAXIMUM CONTINUOUS DISSIPATION

٧S FREE-AIR TEMPERATURE 1400 P_{D} – Maximum Continuous Dissipation – mW 1200 1000 P Package $R_{\theta JA} = \bar{106}^{\circ}C/W$ 800 D Package 600 $R_{\theta JA} = 172^{\circ}C/W$ 400 PW Package $R_{\theta JA} = 178^{\circ}C/W$ 200 0 25 50 75 100 125 150 T_A - Free-Air Temperature - °C Figure 3

MAXIMUM CONTINUOUS DISSIPATION




Figure 4

SLVS124E – JUNE 1995 – REVISED APRIL 1997

recommended operating conditions

		MIN	MAX	UNIT
	TPS7301Q	2.5	10	
	TPS7330Q	3.5	10]
Input voltage, VI [†]	TPS7333Q	3.77	10	V
	TPS7348Q	5.2	10]
	TPS7350Q	5.33	10 10 10]
High-level input voltage at EN	VIH	2		V
Low-level input voltage at EN,	V _{IL}		0.5	V
Output current range, IO		0	500	mA
Operating virtual junction temp	erature range, TJ	-40	125	°C

[†] Minimum input voltage defined in the recommended operating conditions is the maximum specified output voltage plus dropout voltage, V_{DO}, at the maximum specified load range. Since dropout voltage is a function of output current, the usable range can be extended for lighter loads. To calculate the minimum input voltage for the maximum load current used in a given application, use the following equation:

$$V_{I(min)} = V_{O(max)} + V_{DO(max load)}$$

Because the TPS7301 is programmable, $r_{DS(on)}$ should be used to calculate V_{DO} before applying the above equation. The equation for calculating V_{DO} from $r_{DS(on)}$ is given in Note 2 in the TPS7301 electrical characteristics table. The minimum value of 2.5 V is the absolute lower limit for the recommended input voltage range for the TPS7301.

electrical characteristics at I $_{O}$ = 10 mA, \overline{EN} = 0 V, C $_{O}$ = 4.7 μ F (CSR ‡ = 1 Ω), SENSE/FB shorted to OUT (unless otherwise noted)

PARAMETER	TEST CO	NDITIONS§	TJ	MIN	TYP	MAX	UNIT
Ground current (active mode)	<u>EN</u> ≤ 0.5 V,	$V_{I} = V_{O} + 1 V_{A}$	25°C		340	400	μА
Ground current (active mode)	$0 \text{ mA} \le I_{O} \le 500 \text{ m}$		-40°C to 125°C			550	μΑ
Input current (standby made)	EN V	071/21/2401/	25°C		0.01	0.5	μΑ
Input current (standby mode)	$\overline{EN} = V_{I},$	$2.7 \text{ V} \le \text{V}_{\text{I}} \le 10 \text{ V}$	-40°C to 125°C			2	μΑ
Output current limit	V _O = 0 V,	V _I = 10 V	25°C		1.2	2	A
Output current iiniit	VO = 0 V,	V = 10 V	-40°C to 125°C			2	A
Pass-element leakage current in standby	EN V	071/21/2401/	25°C		0.01	0.5	μА
mode	$\overline{EN} = V_{I},$	$2.7 \text{ V} \le \text{V}_{\text{I}} \le 10 \text{ V}$	-40°C to 125°C			1	μΑ
DECET looks to compact	Name of an anation	V =1 DEOET 40 V	25°C		0.02	0.5	μА
RESET leakage current	Normal operation,	V at RESET = 10 V	-40°C to 125°C			0.5	μΑ
Output voltage temperature coefficient			-40°C to 125°C		61	75	ppm/°C
Thermal shutdown junction temperature					165		°C
EN topic bink (at a dharan da)	2.5 V ≤ V _I ≤ 6 V		-40°C to 125°C	2			V
EN logic high (standby mode)	6 V ≤ V _I ≤ 10 V		-40°C to 125°C	2.7			1 '
EN (anta laur (antina annula)	271/21/2401/		25°C			0.5	
EN logic low (active mode)	2.7 V ≤ V _I ≤ 10 V		-40°C to 125°C			0.5	V
EN hysteresis voltage			25°C		50		mV
EN Sanat summer	0.1/ 1/		25°C	-0.5	0.001	0.5	
EN input current	0 V ≤ V _I ≤ 10 V		-40°C to 125°C	-0.5		0.5	μΑ
Minimum V. for active page clamat			25°C		2.05	2.5	\ \
Minimum V _I for active pass element			-40°C to 125°C			2.5	V
Minimum V. for volid DECET			25°C		1	1.5	V
Minimum V _I for valid RESET	IO(RESET) = -300	<i>μ</i> Α	-40°C to 125°C			1.9	v

[‡] CSR (compensation series resistance) refers to the total series resistance, including the equivalent series resistance (ESR) of the capacitor, any series resistance added externally, and PWB trace resistance to C₀.

[§] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



SLVS124E – JUNE 1995 – REVISED APRIL 1997

TPS7301Q electrical characteristics at I_O = 10 mA, V_I = 3.5 V, $\overline{\text{EN}}$ = 0 V, C_O = 4.7 μF (CSR[†] = 1 Ω), FB shorted to OUT at device leads (unless otherwise noted)

PARAMETER	TEST CO	NDITIONS [‡]	TJ	MIN	TYP	MAX	UNIT
			25°C		1.182		V
Reference voltage (measured at FB)	$2.5 \text{ V} \leq \text{V}_{\text{I}} \leq 10 \text{ V},$ See Note 1	$5 \text{ mA} \le I_O \le 500 \text{ mA},$	-40°C to 125°C	1.147		1.217	V
Reference voltage temperature coefficient			-40°C to 125°C		61	75	ppm/°C
	V _I = 2.4 V,	50 μA ≤ I _O ≤ 150 mA	25°C		0.7	1	
	V = 2.4 V,	30 μΑ ≤ 10 ≤ 130 111Α	-40°C to 125°C			1	
	V _I = 2.4 V,	150 mA ≤ I _O ≤ 500 mA	25°C		0.83	1.3	
Pass-element series resistance	V = 2.4 V,	120 HIY ≥ 10 ≥ 200 HIY	-40°C to 125°C			1.3	Ω
(See Note 2)	V _I = 2.9 V,	50 μA ≤ I _O ≤ 500 mA	25°C		0.52	0.85	22
	V = 2.9 V,	30 μΑ ≤ 10 ≤ 300 πΑ	-40°C to 125°C			0.85	
	$V_{I} = 3.9 V,$	$50~\mu A \leq I_O \leq 500~mA$	25°C		0.32		
	$V_{I} = 5.9 V,$	$50~\mu A \leq I_O \leq 500~mA$	25°C		0.23		
Input regulation	V _I = 2.5 V to 10 V,	$50 \mu A \le I_0 \le 500 mA$,	25°C		3	18	mV
input regulation	See Note 1		-40°C to 125°C			25	IIIV
	$2.5 \text{ V} \le \text{V}_{\text{I}} \le 10 \text{ V},$	$I_O = 5$ mA to 500 mA,	25°C		5	14	mV
Output regulation	See Note 1		-40°C to 125°C			25	
	$2.5 \text{ V} \leq \text{V}_{\text{I}} \leq 10 \text{ V},$ See Note 1	$I_{O} = 50 \mu A \text{ to } 500 \text{ mA},$	25°C		7	22	mV
			-40°C to 125°C			54	
		ΙΟ = 50 μΑ	25°C	48	59		
Ripple rejection	f = 120 Hz	10 = 30 μΑ	-40°C to 125°C	44			dB
Tripple rejection	1 = 120112	$I_0 = 500 \text{ mA},$	25°C	45	54		ub
		See Note 1	-40°C to 125°C	44		75 1 1 1.3 1.3 0.85 0.85 18 25 14 25 22 54	
Output noise-spectral density	f = 120 Hz		25°C		2		μV/√Hz
		C _O = 4.7 μF	25°C		95		
Output noise voltage	10 Hz ≤ f ≤ 100 kHz	C _O = 10 μF	25°C		89		μVrms
		$C_0 = 100 \mu F$	25°C		74		
RESET trip-threshold voltage§	VO(FB) decreasing		-40°C to 125°C	1.101		1.145	V
RESET hysteresis voltage§	Measured at VO(FB)		25°C		12		mV
		100 1	25°C		0.1	0.4	.,
RESET output low voltage§	$V_{ } = 2.13 \text{ V},$	$IO(RESET) = 400 \mu A$	-40°C to 125°C			0.4	\ \
ED investorment			25°C	-10	0.1	10	^
FB input current			-40°C to 125°C	-20		20	nA

[†] CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C₀.



[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

[§] Output voltage programmed to 2.5 V with closed-loop configuration (see application information).

NOTES: 1. When V_I < 2.9 V and I_O > 150 mA simultaneously, pass element r_{DS(on)} increases (see Figure 33) to a point where the resulting dropout voltage prevents the regulator from maintaining the specified tolerance range.

To calculate dropout voltage, use equation: V_{DO} = I_O · r_{DS(on)} ros calculate dropout voltage, use equation: V_{DO} = I_O · r_{DS(on)} is a function of both output current and input voltage. This parametric table lists r_{DS(on)} for V_I = 2.4 V, 2.9 V, 3.9 V, and 5.9 V, which corresponds to dropout conditions for programmed output voltages of 2.5 V, 3 V, 4 V, and 6 V respectively. For other programmed values, refer to Figure 33.

SLVS124E - JUNE 1995 - REVISED APRIL 1997

TPS7330Q electrical characteristics at I $_{O}$ = 10 mA, V $_{I}$ = 4 V, \overline{EN} = 0 V, C $_{O}$ = 4.7 μF (CSR † = 1 Ω), SENSE shorted to OUT (unless otherwise noted)

PARAMETER	TEST CO	NDITIONS [‡]	TJ	MIN	TYP	MAX	UNIT
Outrot valta as			25°C		3		V
Output voltage	$4 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V},$	$5 \text{ mA} \leq I_{O} \leq 500 \text{ mA}$	-40°C to 125°C	2.94		3.06	V
	IO = 10 mA,	V _I = 2.94 V	25°C		5.2	7	
	IO = 10 IIIA,	V = 2.94 V	-40°C to 125°C			10	1
Dropout voltage	I _O = 100 mA,	V _I = 2.94 V	25°C		52	75	mV
Diopout voltage	10 = 100 mA,	V = 2.94 V	-40°C to 125°C			100	1111
	I _O = 500 mA,	V _I = 2.94 V	25°C		267	450	
	10 = 500 mA,	V = 2.94 V	-40°C to 125°C			500	1
Pass-element series resistance	(2.94 V – V _O)/I _O ,	V _I = 2.94 V,	25°C		0.5	0.7	Ω
rass-element series resistance	I _O = 500 mA		-40°C to 125°C			1	52
Input regulation	V _I = 4 V to 10 V,	50 μA ≤ I _O ≤ 500 mA	25°C		6	23	mV
input regulation	v = 4 v to 10 v,	50 μA ≤ 1O ≤ 500 IIIA	-40°C to 125°C			29	IIIV
Output regulation	le - 5 m/ to 500 m/	4 V ≤ V _I ≤ 10 V	25°C		20	32	mV
	10 = 3 IIIA to 300 IIIA,		-40°C to 125°C			60	
Output regulation	$I_{\Omega} = 50 \mu\text{A} \text{ to } 500 \text{mA},$	4.1/<.1/.<10.1/	-40°C to 125°C 60 25°C 28 60	mV			
	10 = 30 μΑ το 300 πΑ,	4 V ≤ V ≤ 10 V	-40°C to 125°C			120	1111
		ΙΟ = 50 μΑ	25°C	43	53		
Ripple rejection	f = 120 Hz		-40°C to 125°C	40			dB
Rippie rejection	T = 120 HZ	10 - 500 mA	25°C	39	53		ub
		I _O = 500 mA	-40°C to 125°C	36			
Output noise-spectral density	f = 120 Hz		25°C		2		μV/√ Hz
		$C_0 = 4.7 \mu F$	25°C		274		
Output noise voltage	10 Hz ≤ f ≤ 100 kHz	C _O = 10 μF	25°C		228		μVrms
		C _O = 100 μF	25°C		159		1
RESET trip-threshold voltage	V _O decreasing		-40°C to 125°C	2.58	2.64	2.7	V
	 	IO(RESET) = -0.8 mA	25°C		0.14	0.4	
RESET output low voltage	$V_1 = 2.6 V,$		-40°C to 125°C			0.4	V

[†] CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C₀.

[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

SLVS124E – JUNE 1995 – REVISED APRIL 1997

TPS7333Q electrical characteristics at I $_{O}$ = 10 mA, V $_{I}$ = 4.3 V, \overline{EN} = 0 V, C $_{O}$ = 4.7 μF (CSR † = 1 Ω), SENSE shorted to OUT (unless otherwise noted)

PARAMETER	TEST CO	NDITIONS [‡]	TJ	MIN	TYP	MAX	UNIT
Outrout walta ma			25°C		3.3		V
Output voltage	$4.3 \text{ V} \le \text{V}_{\text{I}} \le 10 \text{ V},$	$5 \text{ mA} \le I_O \le 500 \text{ mA}$	-40°C to 125°C	3.23		3.37	V
	In 10 mA	V. 2.22.V	25°C		4.5	7	
	I _O = 10 mA,	V _I = 3.23 V	-40°C to 125°C			8	mV
Dean surfuselfana	In - 100 mA	V ₂ = 2.22 V	25°C		44	60	
Dropout voltage	$I_O = 100 \text{ mA},$	V _I = 3.23 V	-40°C to 125°C			80	IIIV
	IO = 500 mA,	V _I = 3.23 V	25°C		235	300	
	IO = 500 IIIA,	V = 3.23 V	-40°C to 125°C			400	
Pass-element series resistance	(3.23 V – V _O)/I _O ,	V _I = 3.23 V,	25°C		0.44	0.6	Ω
Pass-element series resistance	$I_O = 500 \text{ mA}$		-40°C to 125°C			0.8	72
Input regulation	V _I = 4.3 V to 10 V,	50 u \ < a < 500 m \	25°C		6	23	mV
Imput regulation	V = 4.3 V to 10 V,	$50 \mu\text{A} \le \text{I}_{\text{O}} \le 500 \text{mA}$	-40°C to 125°C			29	111 V
	IO = 5 mA to 500 mA	421/21/2101/	25°C		21	38	mV
Output regulation	10 = 2 IIIA 10 200 IIIA	$ 4.3 \text{ V} \leq \text{V} \leq 10 \text{ V}$	-40°C to 125°C			75	IIIV
Output regulation	-40°C to 125°C 75 10 = 50 µA to 500 mA, 4.3 V < VI < 10 V 25°C 31 60	m\/					
	ΙΟ = 50 μΑ 10 500 ΠΙΑ	$4.3 \ \forall \leq \forall \leq 10 \ \forall$	/	120	m∨		
		In 50 A	25°C	43	51		
Ripple rejection	f = 120 Hz	ΙΟ = 50 μΑ	-40°C to 125°C	40			dB
Rippie rejection	T = 120 HZ	I _O = 500 mA	25°C	39	400 0.44 0.6 0.8 6 23 29 21 38 75 31 60 120 8 51 0 9 49 6 274 228 μ 159	uБ	
		10 = 300 IIIA	-40°C to 125°C	36			
Output noise-spectral density	f = 120 Hz		25°C		2		μV/√ Hz
		$C_0 = 4.7 \mu F$	25°C		274		
Output noise voltage	10 Hz ≤ f ≤ 100 kHz	C _O = 10 μF	25°C		228		μVrms
		C _O = 100 μF	25°C		159		
RESET trip-threshold voltage	V _O decreasing	-	-40°C to 125°C	2.868			V
RESET hysteresis voltage			25°C		18		mV
RESET output low voltage	VI = 2.8 V		25°C		0.17	0.4	V
KESET output low voitage	V _I = 2.8 V,	IO(RESET) = -1 mA	-40°C to 125°C 36 25°C 2 25°C 274 25°C 228 25°C 159 -40°C to 125°C 2.868 25°C 18 25°C 0.17	0.4	V		

[†]CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C_O.

[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

SLVS124E – JUNE 1995 – REVISED APRIL 1997

TPS7348Q electrical characteristics at I_O = 10 mA, V_I = 5.85 V, $\overline{\text{EN}}$ = 0 V, C_O = 4.7 μF (CSR[†] = 1 Ω), SENSE shorted to OUT (unless otherwise noted)

PARAMETER	TEST CO	NDITIONS [‡]	TJ	MIN	TYP	MAX	UNIT
Output valtage			25°C		4.85		V
Output voltage	$5.85 \text{ V} \le \text{V}_{\text{I}} \le 10 \text{ V},$	$5 \text{ mA} \le I_O \le 500 \text{ mA}$	-40°C to 125°C	4.75		4.95	V
	I _O = 10 mA,	V _I = 4.75 V	25°C		2.9	6	
	IO = 10 IIIA,	V = 4.75 V	-40°C to 125°C			8	mV
Dronout voltogo	I _O = 100 mA,	V _I = 4.75 V	25°C		28	37	
Dropout voltage	10 = 100 IIIA,	V = 4.75 V	-40°C to 125°C			54	1117
	I _O = 500 mA,	V _I = 4.75 V	25°C		150	180	
	10 = 300 IIIA,	V = 4.75 V	-40°C to 125°C			250 0.37 0.52 35 37 42 80	
Pass-element series resistance	(4.75 V – V _O)/I _O ,	V _I = 4.75 V,	25°C		0.28	0.37	0
r ass-element series resistance	$I_O = 500 \text{ mA}$		-40°C to 125°C			0.52	52
Input regulation	V: = 5.85 V to 10 V	50 μA ≤ I _O ≤ 500 mA	25°C		9	35	m\/
Imput regulation	v = 5.85 v to 10 v,	30 μΑ ≤ 10 ≤ 300 111Α	-40°C to 125°C			37	IIIV
	10 - 5 mA to 500 mA	5 95 V < V, < 10 V	25°C		28	42	m\/
Output regulation	10 = 3 IIIA to 300 IIIA	$I_0 = 5 \text{ mA to } 500 \text{ mA}, 5.85 \text{ V} \le \text{V}_1 \le 10 \text{ V}$				80	1117
Output regulation	$I_O = 50 \mu A \text{ to } 500 \text{ mA}, 5.85 \text{ V} \le V_I \le 10 \text{ V}$		25°C		42	65	l _{mV} l
	10 = 30 μΑ 10 300 1114	x, 5.85 v ≤ v ≤ 10 v	25°C 42 65	130	1117		
		ΙΟ = 50 μΑ	25°C	42	53		
Ripple rejection	f = 120 Hz	ΙΟ = 30 μΑ	-40°C to 125°C	39			40
Ripple rejection	1 = 120112	I _O = 500 mA	25°C	39	50		ub
		10 = 300 IIIA	-40°C to 125°C	35		3 0.37 0.52 Ω 9 35 m² 37 37 8 42 m² 80 2 65 130 3 dE 0 μV/ν 0 μ μV/ν	
Output noise-spectral density	f = 120 Hz		25°C		2		μV/√Hz
		$C_0 = 4.7 \mu F$	25°C		410		
Output noise voltage	10 Hz ≤ f ≤ 100 kHz	C _O = 10 μF	25°C		328		μVrms
		C _O = 100 μF	25°C		212		
RESET trip-threshold voltage	V _O decreasing	•	-40°C to 125°C	4.5		4.7	V
RESET hysteresis voltage			25°C		26		mV
DECET autout lawyishers	1				0.2	0.4	.,,
RESET output low voltage	IO(RESET) = -1.2 m	A, V = 4.12 V	-40°C to 125°C			0.4	V

[†]CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C₀.

[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

SLVS124E – JUNE 1995 – REVISED APRIL 1997

TPS7350Q electrical characteristics at I $_{O}$ = 10 mA, V $_{I}$ = 6 V, \overline{EN} = 0 V, C $_{O}$ = 4.7 μF (CSR † = 1 Ω), SENSE shorted to OUT (unless otherwise noted)

PARAMETER	TEST CON	IDITIONS [‡]	TJ	MIN	TYP	MAX	UNIT
Output valtage			25°C		5		V
Output voltage	$6 \text{ V} \le \text{V}_{I} \le 10 \text{ V},$	$5 \text{ mA} \le I_O \le 500 \text{ mA}$	-40°C to 125°C	4.9		5.1	V
	IO = 10 mA,	\/ 4 99 \/	25°C		2.9	6	
	IO = 10 MA,	V _I = 4.88 V	-40°C to 125°C			8	1
December of the sec	IO = 100 mA,	V _I = 4.88 V	25°C		27	35	mV
Dropout voltage	100 mA,	V = 4.00 V	-40°C to 125°C			50	1117
	IO = 500 mA,	V _I = 4.88 V	25°C		146	170	
	IQ = 500 IIIA,	V = 4.00 V	-40°C to 125°C			230	
Pass-element series resistance	(4.88 V – V _O)/I _O ,	V _I = 4.88 V,	25°C		0.27	0.35	Ω
Pass-element series resistance	I _O = 500 mA		-40°C to 125°C			0.5	52
Input regulation	V _I = 6 V to 10 V,	50 μA ≤ I _O ≤ 500 mA	25°C		4	25	mV
Imput regulation	V = 0 V to 10 V,	30 μA ≤ 10 ≤ 300 IIIA	-40°C to 125°C			45	1111
	I _O = 5 mA to 500 mA,	6 // < // < 10 //	25°C		30	45	mV
Output regulation	10 = 3 mA to 300 mA,	0 0 2 0 2 10 0	-40°C to 125°C			86	IIIV
Output regulation	lo = 50 uA to 500 mA	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	mV				
	ΙΟ = 30 μΑ το 300 πΑ,		-40°C to 125°C			140	1111
		ΙΟ = 50 μΑ	25°C	43	53		
Ripple rejection	f = 120 Hz	ΙΟ = 50 μΑ	-40°C to 125°C	38			dB
Nipple rejection	1 = 120112	I _O = 500 mA	25°C	41	51		ub
		10 = 300 IIIA	-40°C to 125°C	36			
Output noise-spectral density	f = 120 Hz		25°C		2		μV/√ Hz
		$C_0 = 4.7 \mu F$	25°C		430		
Output noise voltage	10 Hz ≤ f ≤ 100 kHz	C _O = 10 μF	25°C		345		μVrms
		C _O = 100 μF	25°C		220		1
RESET trip-threshold voltage	V _O decreasing		-40°C to 125°C	4.55		4.75	V
RESET hysteresis voltage			25°C		28		mV
RESET output low voltage	1	V: 4.05.V	25°C		0.15	0.4	.,
KESET Output low voitage	IO(RESET) = -1.2 mA,	V = 4.25 V	-40°C to 125°C			0.4	·

[†] CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C₀.

[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

SLVS124E – JUNE 1995 – REVISED APRIL 1997

switching characteristics

PARAMETER	TEST CONDITIONS		TPS7301Q, TPS7333Q TPS7348Q, TPS7350Q			UNIT
			MIN	7348Q, TPS7350Q N TYP MAX 10 200 260	.	
DESET time out dalou	Soo Figuro F	25°C	140	200	260	mo
RESET time-out delay	See Figure 5	-40°C to 125°C	100		300	ms

electrical characteristics at I_O = 10 mA, $\overline{\text{EN}}$ = 0 V, C_O = 4.7 μF (CSR[†] = 1 Ω), T_J = 25°C, SENSE/FB shorted to OUT (unless otherwise noted)

PARAMETER	TEST COM	TEST CONDITIONS [‡]		TPS7301Y, TPS7333Y TPS7348Y, TPS7350Y		UNIT
				TYP	MAX	
Ground current (active mode)	$\overline{EN} \le 0.5 \text{ V},$ 0 mA $\le I_O \le 500 \text{ mA}$	$V_I = V_O + 1 V$,		340		μА
Input current (standby mode)	$\overline{EN} = V_{I},$	$2.7~\text{V} \leq \text{V}_{\text{I}} \leq 10~\text{V}$		0.01		μΑ
Output current limit	V _O = 0 V,	V _I = 10 V		1.2		Α
Pass-element leakage current in standby mode	$\overline{EN} = V_{I},$	$2.7~\text{V} \leq \text{V}_{\text{I}} \leq 10~\text{V}$		0.01		μΑ
RESET leakage current	Normal operation,	V at RESET = 10 V		0.02		μΑ
Thermal shutdown junction temperature				165		°C
EN logic low (active mode)	2.7 V ≤ V _I ≤ 10 V				0.5	V
EN hysteresis voltage				50		mV
EN input current	0 V ≤ V _I ≤ 10 V			0.001		μΑ
Minimum V _I for active pass element				2.05		V
Minimum V _I for valid RESET	I _O (RESET) = -300 μ	A		1		V

[†] CSR (compensation series resistance) refers to the total series resistance, including the equivalent series resistance (ESR) of the capacitor, any series resistance added externally, and PWB trace resistance to C₀.



[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

SLVS124E – JUNE 1995 – REVISED APRIL 1997

TPS7301Y electrical characteristics at I_O = 10 mA, V_I = 3.5 V, \overline{EN} = 0 V, C_O = 4.7 μF (CSR[†] = 1 Ω), T_J = 25°C, FB shorted to OUT at device leads (unless otherwise noted)

PARAMETER	TEST CO	TEST CONDITIONS [‡]		MAX	UNIT
Reference voltage (measured at FB)			1.182		V
	V _I = 2.4 V,	$50~\mu\text{A} \leq I_O \leq 150~\text{mA}$	0.7		
	V _I = 2.4 V,	$150~\text{mA} \leq I_{\mbox{O}} \leq 500~\text{mA}$	0.83		
Pass-element series resistance (See Note 2)	V _I = 2.9 V,	$50~\mu\text{A} \leq I_O \leq 500~\text{mA}$	0.52		Ω
	$V_{I} = 3.9 V,$	$50~\mu\text{A} \leq I_O \leq 500~\text{mA}$	0.32		
	V _I = 5.9 V,	$50~\mu\text{A} \leq I_O \leq 500~\text{mA}$	0.23		
Input regulation	V _I = 2.5 V to 10 V, See Note 1	$50~\mu\text{A} \leq \text{I}_{O} \leq 500~\text{mA},$	3		mV
Output regulation	$2.5 \text{ V} \le \text{V}_{\text{I}} \le 10 \text{ V},$ See Note 1	$I_O = 5$ mA to 500 mA,	5		mV
	$2.5 \text{ V} \le \text{V}_{\text{I}} \le 10 \text{ V},$ See Note 1	$I_O = 50 \mu\text{A} \text{ to } 500 \text{mA},$	7		mV
		ΙΟ = 50 μΑ	59		
Ripple rejection	f = 120 Hz	I _O = 500 mA, See Note 1	54		dB
Output noise-spectral density	f = 120 Hz		2		μV/√Hz
		$C_0 = 4.7 \mu\text{F}$	95		
Output noise voltage	10 Hz ≤ f ≤ 100 kHz	C _O = 10 μF	89	μVr	μVrms
		C _O = 100 μF	74		
RESET hysteresis voltage§	Measured at VO(FB)		12		mV
RESET output low voltage§	V _I = 2.13 V,	I _O (RESET) = 400 μA	0.1		V
FB input current			0.1		nA

[†] CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to Co.

NOTES: 1. When V_I < 2.9 V and I_O > 150 mA simultaneously, pass element r_{DS(On)} increases (see Figure 33) to a point where the resulting dropout voltage prevents the regulator from maintaining the specified tolerance range.

To calculate dropout voltage, use equation: V_{DO} = I_O · r_{DS}(on) r_{DS}(on) is a function of both output current and input voltage. The parametric table lists r_{DS}(on) for V_I = 2.4 V, 2.9 V, 3.9 V, and 5.9 V, which corresponds to dropout conditions for programmed output voltages of 2.5 V, 3 V, 4 V, and 6 V respectively. For other programmed values, refer to Figure 33.



[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

[§] Output voltage programmed to 2.5 V with closed-loop configuration (see application information).

SLVS124E - JUNE 1995 - REVISED APRIL 1997

TPS7330Y electrical characteristics at I_O = 10 mA, V_I = 4 V, \overline{EN} = 0 V, C_O = 4.7 μF (CSR[†] = 1 Ω), T_J = 25°C, SENSE shorted to OUT (unless otherwise noted)

PARAMETER	TEST CO	NDITIONS [‡]	MIN TYP	MAX	UNIT
Output voltage			3		V
	I _O = 10 mA,	V _I = 2.94 V	5.2		
Dropout voltage	$I_0 = 100 \text{ mA},$	V _I = 2.94 V	52		mV
	$I_0 = 500 \text{ mA},$	V _I = 2.94 V	267		
Pass-element series resistance	$(2.94 \text{ V} - \text{V}_{\text{O}})/\text{I}_{\text{O}},$ $\text{I}_{\text{O}} = 500 \text{ mA}$	V _I = 2.94 V,	0.5		Ω
Input regulation	V _I = 4 V to 10 V,	$50 \mu A \le I_O \le 500 mA$	6		mV
Output regulation	$I_0 = 5 \text{ mA to } 500 \text{ mA},$	4 V ≤ V _I ≤ 10 V	20		mV
Output regulation	$I_0 = 50 \mu A \text{ to } 500 \text{ mA},$	4 V ≤ V _I ≤ 10 V	28		mV
Dinale rejection	f = 120 Hz	ΙΟ = 50 μΑ	53		dB
Ripple rejection	f = 120 HZ	I _O = 500 mA	53		
Output noise-spectral density	f = 120 Hz		2		μV/√ Hz
		$C_0 = 4.7 \mu F$	274		
Output noise voltage	10 Hz ≤ f ≤ 100 kHz	C _O = 10 μF	228		μVrms
		C _O = 100 μF	159		
RESET output low voltage	V _I = 2.6 V,	IO(RESET) = -0.8 mA	0.14		V

[†] CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to Co.

TPS7333Y electrical characteristics at I_O = 10 mA, V_I = 4.3 V, $\overline{\text{EN}}$ = 0 V, C_O = 4.7 μF (CSR[†] = 1 Ω), T_J = 25°C, SENSE shorted to OUT (unless otherwise noted)

PARAMETER	TEST CON	TEST CONDITIONS [‡]		MAX	UNIT	
Output voltage			3.3		V	
	I _O = 10 mA,	V _I = 3.23 V	4.5			
Dropout voltage	$I_O = 100 \text{ mA},$	V _I = 3.23 V	44		mV	
	$I_{O} = 500 \text{ mA},$	V _I = 3.23 V	235			
Pass-element series resistance	$(3.23 \text{ V} - \text{V}_{\text{O}})/\text{I}_{\text{O}},$ $\text{I}_{\text{O}} = 500 \text{ mA}$	V _I = 3.23 V,	0.44		Ω	
Input regulation	$V_I = 4.3 \text{ V to } 10 \text{ V},$	$50 \mu A \le I_O \le 500 mA$	6		mV	
Output regulation	$I_{O} = 5 \text{ mA to } 500 \text{ mA},$	4.3 V ≤ V _I ≤ 10 V	21		mV	
	$I_O = 50 \mu\text{A} \text{ to } 500 \text{mA},$	4.3 V ≤ V _I ≤ 10 V	31		mV	
Dipple rejection	f = 120 Hz	ΙΟ = 50 μΑ	51		dB	
Ripple rejection		I _O = 500 mA	49			
Output noise-spectral density	f = 120 Hz		2		μV/√ Hz	
		$C_0 = 4.7 \mu F$	274			
Output noise voltage	10 Hz ≤ f ≤ 100 kHz	C _O = 10 μF	228		μVrms	
		C _O = 100 μF	159			
RESET hysteresis voltage			18		mV	
RESET output low voltage	V _I = 2.8 V,	IO(RESET) = -1 mA	0.17		V	

[†] CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to Co.

[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

SLVS124E – JUNE 1995 – REVISED APRIL 1997

TPS7348Y electrical characteristics at I_O = 10 mA, V_I = 5.85 V, \overline{EN} = 0 V, C_O = 4.7 μ F (CSR[†] = 1 Ω), T_J = 25°C, SENSE shorted to OUT (unless otherwise noted)

PARAMETER	TEST COM	TEST CONDITIONS [‡]		MAX	UNIT
Output voltage			4.85		V
	I _O = 10 mA,	V _I = 4.75 V	2.9		
Dropout voltage	$I_0 = 100 \text{ mA},$	V _I = 4.75 V	28		mV
	$I_{O} = 500 \text{ mA},$	V _I = 4.75 V	150		
Pass-element series resistance	(4.75 V – V _O)/I _O , I _O = 500 mA	V _I = 4.75 V,	0.28		Ω
Input regulation	$V_I = 5.85 \text{ V to } 10 \text{ V},$	$50 \mu A \le I_O \le 500 mA$	9		mV
Outrot as sulation	$I_O = 5 \text{ mA to } 500 \text{ mA},$	5.85 V ≤ V _I ≤ 10 V	28		mV
Output regulation	$I_O = 50 \mu\text{A} \text{ to } 500 \text{mA},$	$5.85 \text{ V} \le \text{V}_{I} \le 10 \text{ V}$	42		mV
Ripple rejection	f = 120 Hz	ΙΟ = 50 μΑ	53		dB
Rippie rejection	f = 120 Hz	I _O = 500 mA	50		ub
Output noise-spectral density	f = 120 Hz		2		μV/√Hz
		$C_0 = 4.7 \mu F$	410		
Output noise voltage	10 Hz ≤ f ≤ 100 kHz	$C_0 = 10 \mu F$	328		μVrms
		C _O = 100 μF	212		
RESET hysteresis voltage			26		mV
RESET output low voltage	IO(RESET) = -1.2 mA,	V _I = 4.12 V	0.2		V

[†] CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C₀.



[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

SLVS124E - JUNE 1995 - REVISED APRIL 1997

TPS7350Y electrical characteristics at I $_{O}$ = 10 mA, V $_{I}$ = 6 V, \overline{EN} = 0 V, C $_{O}$ = 4.7 μF (CSR † = 1 Ω), T $_{J}$ = 25°C, SENSE shorted to OUT (unless otherwise noted)

PARAMETER	TEST COI	NDITIONS [‡]	MIN	TYP	MAX	UNIT
Output voltage				5		V
	$I_O = 10 \text{ mA},$	V _I = 4.88 V		2.9	6	
Dropout voltage	$I_O = 100 \text{ mA},$	V _I = 4.88 V		27	35	mV
	$I_O = 500 \text{ mA},$	V _I = 4.88 V		146	170	
Pass-element series resistance	$(4.88 \text{ V} - \text{V}_{\text{O}})/\text{I}_{\text{O}},$ $\text{I}_{\text{O}} = 500 \text{ mA}$	V _I = 4.88 V,		0.27	0.35	Ω
Input regulation	$V_{I} = 6 \text{ V to } 10 \text{ V},$	$50 \mu\text{A} \le I_{\mbox{O}} \le 500 \text{mA}$		4	25	mV
Output se sude the	$I_O = 5 \text{ mA to } 500 \text{ mA},$	6 V ≤ V _I ≤ 10 V		28	75	mV
Output regulation	$I_O = 50 \mu A \text{ to } 500 \text{ mA},$	6 V ≤ V _I ≤ 10 V		41		mV
Ripple rejection	f = 120 Hz	ΙΟ = 50 μΑ		53		dB
Rippie rejection	f = 120 Hz	I _O = 500 mA		51		ub ub
Output noise-spectral density	f = 120 Hz			2		μV/√ Hz
		$C_0 = 4.7 \mu F$		430		μVrms
Output noise voltage	10 Hz ≤ f ≤ 100 kHz	C _O = 10 μF		345		
		C _O = 100 μF		220		
RESET hysteresis voltage				28		mV
RESET output low voltage	IO(RESET) = -1.2 mA	, V _I = 4.25 V		0.15	0.4	V

[†] CSR refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to C_o.



[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

SLVS124E – JUNE 1995 – REVISED APRIL 1997

PARAMETER MEASUREMENT INFORMATION




Figure 5. Test Circuit and Voltage Waveforms




Figure 6. Test Circuit for Typical Regions of Stability (Refer to Figures 29 through 32)

SLVS124E - JUNE 1995 - REVISED APRIL 1997


TYPICAL CHARACTERISTICS


Table of Graphs

			FIGURE
la.	Quiescent current	vs Output current	7
IQ	Quiescent current	vs Input voltage	8
IQ	Quiescent current (TPS7348)	vs Free-air temperature	9
V_{DO}	Dropout voltage	vs Output current	10
ΔV_{DO}	Change in dropout voltage	vs Free-air temperature	11
V_{DO}	Dropout voltage (TPS7301 only)	vs Output current	12
ΔV_{O}	Change in output voltage	vs Free-air temperature	13
VO	Output voltage	vs Input voltage	14
	Line regulation		15
Vo	Output voltage (TPS7301)	vs Output current	16
Vo	Output voltage (TPS7330)	vs Output current	17
Vo	Output voltage (TPS7333)	vs Output current	18
VO	Output voltage (TPS7348)	vs Output current	19
VO	Output voltage (TPS7350)	vs Output current	20
	Output voltage response from enable (EN)		21
	Load transient response (TPS7301 or TPS7333)		22
	Load transient response (TPS7348 or TPS7350)		23
	Line transient response (TPS7301)		24
	Line transient response (TPS7333)		25
	Line transient response (TPS7348 or TPS7350)		26
	Ripple rejection	vs Frequency	27
	Output spectral noise density	vs Frequency	28
		vs Output current (C _O = 4.7 μF)	29
	Componentian parios registance (CSP)	vs Added ceramic capacitance ($C_0 = 4.7 \mu F$)	30
	Compensation series resistance (CSR)	vs Output current ($C_0 = 10 \mu F$)	31
		vs Added ceramic capacitance ($C_0 = 10 \mu F$)	32
rDS(on)	Pass-element resistance	vs Input voltage	33
VI	Minimum input voltage for valid RESET	vs Free-air temperature	34
V _{IT} _	Negative-going reset threshold	vs Free-air temperature	35
lOL(RESET)	RESET output current	vs Input voltage	36
^t d	Reset time delay	vs Free-air temperature	37
t _d	Distribution for reset delay		38





SLVS124E - JUNE 1995 - REVISED APRIL 1997







TPS7348 QUIESCENT CURRENT FREE-AIR TEMPERATURE






CHANGE IN DROPOUT VOLTAGE FREE-AIR TEMPERATURE 10 $I_O = 100 \text{ mA}$ $\Delta V_{\mbox{\footnotesize{DO}}} - \mbox{\footnotesize{Change In Dropout Voltage}} - \mbox{\footnotesize{mV}}$ 6 2 0 -2 -4 -6 -8 -50 100 -2525 50 75 125 T_A – Free-Air Temperature – $^{\circ}$ C Figure 11







TPS7301







Figure 15



OUTPUT VOLTAGE OUTPUT CURRENT 2.52 $T_A = 25^{\circ}C$ VO Programmed to 2.5 V 2.515 2.51 V_O – Output Voltage – V 2.505 2.5 $V_{I} = 3.5 V$ 2.495 $V_I = 10 V$ 2.49 2.485 2.48 0 100 300 500 IO - Output Current - mA

Figure 16








Figure 21






Figure 22




Figure 23




Figure 24




Figure 25




Figure 26

RIPPLE REJECTION




Figure 27

OUTPUT SPECTRAL-NOISE DENSITY vs




Figure 28

TYPICAL REGIONS OF STABILITY COMPENSATION SERIES RESISTANCE (CSR)[†]

OUTPUT CURRENT




Figure 29

TYPICAL REGIONS OF STABILITY COMPENSATION SERIES RESISTANCE (CSR)†

ADDED CERAMIC CAPACITANCE




Figure 30

TYPICAL REGIONS OF STABILITY COMPENSATION SERIES RESISTANCE (CSR)†




Figure 31

TYPICAL REGIONS OF STABILITY COMPENSATION SERIES RESISTANCE (CSR)† vs






Figure 32

PASS-ELEMENT RESISTANCE




MINIMUM INPUT VOLTAGE FOR VALID RESET


Added Ceramic Capacitance - µF




TEXAS INSTRUMENTS

NEGATIVE-GOING RESET THRESHOLD FREE-AIR TEMPERATURE 15 V_{IT} - Negative-Going Reset Threshold - mV 10 5 0 -5 -25 25 50 75 100 125 -50 T_A – Free-Air Temperature – $^{\circ}C$ Figure 35







SLVS124E - JUNE 1995 - REVISED APRIL 1997

THERMAL INFORMATION

In response to system-miniaturization trends, integrated circuits are being offered in low-profile and fine-pitch surface-mount packages. Implementation of many of today's high-performance devices in these packages requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are illustrated in this discussion:

- Improving the power-dissipation capability of the PWB design
- Improving the thermal coupling of the component to the PWB
- Introducing airflow in the system

Figure 39 is an example of a thermally enhanced PWB layout for the 20-lead TSSOP package. This layout involves adding copper on the PWB to conduct heat away from the device. The $R_{\theta JA}$ (thermal resistance, junction-to-ambient) for this component/board system is illustrated in Figure 40. The family of curves illustrates the effect of increasing the size of the copper-heat-sink surface area. The PWB is a standard FR4 board (L × W × H = 3.2 inch × 3.2 inch × 0.062 inch); the board traces and heat sink area are 1-oz (per square foot) copper.

Figure 41 shows the thermal resistance for the same system with the addition of a thermally conductive compound between the body of the TSSOP package and the PWB copper routed directly beneath the device. The thermal conductivity for the compound used in this analysis is $0.815 \text{ W/m} \times ^{\circ}\text{C}$.

Using these figures to determine the system $R_{\theta JA}$ allows the maximum power-dissipation limit to be calculated with the equation:

$$P_{D(max)} = \frac{T_{J(max)} - T_{A}}{R_{\theta JA(system)}}$$

Where

T_{J(max)} is the maximum allowable junction temperature; 150°C absolute maximum and 125°C maximum recommended operating temperature for specified operation.

This limit should then be applied to the internal power dissipated by the TPS73xx regulator. The equation for calculating total internal power dissipation of the TPS73xx is:

$$P_{D(total)} = (V_I - V_O) \times I_O + V_I \times I_O$$

Because the quiescent current of the TPS73xx family is very low, the second term is negligible, further simplifying the equation to:

$$P_{D(total)} = (V_I - V_O) \times I_O$$

For a 20-lead TSSOP/FR4 board system with thermally conductive compound between the board and the device body, where $T_A = 55$ °C, airflow = 100 ft/min, and copper heat sink area = 1 cm², the maximum power-dissipation limit can be calculated. As indicated in Figure 41, the system $R_{\theta JA}$ is 94°C/W; therefore, the maximum power-dissipation limit is:

$$P_{D(max)} = \frac{T_{J(max)} - T_{A}}{R_{\theta JA(system)}} = \frac{125^{\circ}C - 55^{\circ}C}{94^{\circ}C/W} = 745 \text{ mW}$$

If the system implements a TPS7348 regulator where $V_I = 6 \text{ V}$ and $I_O = 150 \text{ mA}$, the internal power dissipation is:

$$P_{D(total)} = (V_I - V_O) \times I_O = (6 - 4.85) \times 0.150 = 173 \text{ mW}$$



SLVS124E - JUNE 1995 - REVISED APRIL 1997

THERMAL INFORMATION

Comparing $P_{D(total)}$ with $P_{D(max)}$ reveals that the power dissipation in this example does not exceed the maximum limit. When it does, one of two corrective actions can be taken. The power-dissipation limit can be raised by increasing either the airflow or the heat-sink area. Alternatively, the internal power dissipation of the regulator can be lowered by reducing either the input voltage or the load current. In either case, the above calculations should be repeated with the new system parameters.





Figure 39. Thermally Enhanced PWB Layout (not to scale) for the 20-Pin TSSOP

THERMAL RESISTANCE, JUNCTION-TO-AMBIENT

vs **AIR FLOW** $R_{\theta JA}$ – Thermal Resistance, Junction-to-Ambient – $^\circ$ C/W 190 Component/Board System 20-Lead TSSOP 170 0 cm^2 1 cm² 150 2 cm² 130 110 90 4 cm² 8 cm² 70 50 50 100 150 200 0 250 300 Air Flow - ft/min Figure 40

THERMAL RESISTANCE, JUNCTION-TO-AMBIENT



SLVS124E - JUNE 1995 - REVISED APRIL 1997

APPLICATION INFORMATION

The TPS73xx series of low-dropout (LDO) regulators overcome many of the shortcomings of earlier generation LDOs, while adding features such as a power-saving shutdown mode and a supply-voltage supervisor. The TPS73xx family includes three fixed-output voltage regulators: the TPS7333 (3.3 V), the TPS7348 (4.85 V), and the TPS7350 (5 V). The family also offers an adjustable device, the TPS7301 (adjustable from 1.2 V to 9.75 V).

device operation

The TPS73xx, unlike many other LDOs, features very low quiescent currents that remain virtually constant even with varying loads. Conventional LDO regulators use a pnp-pass element, the base current of which is directly proportional to the load current through the regulator ($I_B = I_C/\beta$). Close examination of the data sheets reveals that such devices are typically specified under near no-load conditions; actual operating currents are much higher as evidenced by typical quiescent current versus load current curves (see Figure 7). The TPS73xx uses a PMOS transistor to pass current; because the gate of the PMOS element is voltage driven, operating currents are low and invariable over the full load range. The TPS73xx specifications reflect actual performance under load.

Another pitfall associated with the pnp-pass element is its tendency to saturate when the device goes into dropout. The resulting drop in β forces an increase in I_B to maintain the load. During power-up, this translates to large start-up currents. Systems with limited supply current may fail to start up. In battery-powered systems, it means rapid battery discharge when the voltage decays below the minimum required for regulation. The TPS73xx quiescent current remains low even when the regulator drops out, thus eliminating both problems.

Included in the TPS73xx family is a 4.85-V regulator, the TPS7348. Designed specifically for 5-V cellular systems, its 4.85-V output, regulated to within \pm 2%, allows for operation within the low-end limit of 5-V systems specified to \pm 5% tolerance; therefore, maximum regulated operating lifetime is obtained from a battery pack before the device drops out, adding crucial talk minutes between charges.

The TPS73xx family also features a shutdown mode that places the output in the high-impedance state (essentially equal to the feedback-divider resistance) and reduces quiescent current to under $0.5 \,\mu\text{A}$. When the shutdown feature is not used, $\overline{\text{EN}}$ should be tied to ground. Response to an enable transition is quick; regulated output voltage is reestablished in typically 120 μs .

minimum load requirements

The TPS73xx family is stable even at zero load; no minimum load is required for operation.

SENSE connection

The SENSE terminal of fixed-output devices must be connected to the regulator output for proper functioning of the regulator. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit (remote sense) to improve performance at that point. Internally, SENSE connects to a high-impedance wide-bandwidth amplifier through a resistor-divider network, and noise pickup feeds through to the regulator output. It is essential to route the SENSE connection in such a way as to minimize/avoid noise pickup. Adding an RC network between SENSE and OUT to filter noise is not recommended because it can cause the regulator to oscillate.

external capacitor requirements

An input capacitor is not required; however, a ceramic bypass capacitor (0.047 pF to 0.1 μ F) improves load transient response and noise rejection when the TPS73xx is located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.



SLVS124E - JUNE 1995 - REVISED APRIL 1997

APPLICATION INFORMATION

external capacitor requirements (continued)

As with most LDO regulators, the TPS73xx family requires an output capacitor for stability. A low-ESR 10- μ F solid-tantalum capacitor connected from the regulator output to ground is sufficient to ensure stability over the full load range (see Figure 42). Adding high-frequency ceramic or film capacitors (such as power-supply bypass capacitors for digital or analog ICs) can cause the regulator to become unstable unless the ESR of the tantalum capacitor is less than 1.2 Ω over temperature. Capacitors with published ESR specifications such as the AVX TPSD106M035R0300 and the Sprague 593D106X0035D2W work well because the maximum ESR at 25°C is 300 m Ω (typically, the ESR in solid-tantalum capacitors increases by a factor of 2 or less when the temperature drops from 25°C to -40°C). Where component height and/or mounting area is a problem, physically smaller, 10- μ F devices can be screened for ESR. Figures 29 through 32 show the stable regions of operation using different values of output capacitance with various values of ceramic load capacitance.

In applications with little or no high-frequency bypass capacitance (< 0.2 μ F), the output capacitance can be reduced to 4.7 μ F, provided ESR is maintained between 0.7 and 2.5 Ω . Because capacitor minimum ESR is seldom if ever specified, it may be necessary to add a 0.5- Ω to 1- Ω resistor in series with the capacitor and limit ESR to 1.5 Ω maximum. As shown in the CSR graphs (Figures 29 through 32), minimum ESR is not a problem when using 10- μ F or larger output capacitors.

Below is a partial listing of surface-mount capacitors usable with the TPS73xx family. This information, along with the CSR graphs, is included to assist in selection of suitable capacitance for the user's application. When necessary to achieve low height requirements along with high output current and/or high ceramic load capacitance, several higher ESR capacitors can be used in parallel to meet the guidelines above.

All load and temperature conditions with up to 1 μF of added ceramic load capacitance:

PART NO.	MFR.	VALUE	MAX ESR†	SIZE $(H \times L \times W)^{\dagger}$
T421C226M010AS	Kemet	$22~\mu F,10~V$	0.5	$2.8\times 6\times 3.2$
593D156X0025D2W	Sprague	15 μF, 25 V	0.3	$2.8\times7.3\times4.3$
593D106X0035D2W	Sprague	10 μF, 35 V	0.3	$2.8\times7.3\times4.3$
TPSD106M035R0300	AVX	10 μF, 35 V	0.3	$2.8 \times 7.3 \times 4.3$

Load < 200 mA, ceramic load capacitance < 0.2 μF, full temperature range:

PART NO.	MFR.	VALUE	MAX ESR†	SIZE $(H \times L \times W)^{\dagger}$
592D156X0020R	2T Sprague	$15~\mu F,20~V$	1.1	$1.2\times7.2\times6$
595D156X0025C	2T Sprague	15 μF, 25 V	1	$2.5\times7.1\times3.2$
595D106X0025C	2T Sprague	10 μ F, 25 V	1.2	$2.5\times7.1\times3.2$
293D226X0016D	2W Sprague	22 μF, 16 V	1.1	$2.8 \times 7.3 \times 4.3$

Load < 100 mA, ceramic load capacitance < 0.2 μ F, full temperature range:

PART NO.	MFR.	VALUE	MAX ESR†	SIZE $(H \times L \times W)^{\dagger}$
195D106X06R3V2T	Sprague	10 $\mu F,6.3~V$	1.5	$1.3\times3.5\times2.7$
195D106X0016X2T	Sprague	10 μ F, 16 V	1.5	$1.3\times7\times2.7$
595D156X0016B2T	Sprague	15 μF, 16 V	1.8	$1.6\times3.8\times2.6$
695D226X0015F2T	Sprague	22 μF, 15 V	1.4	$1.8\times6.5\times3.4$
695D156X0020F2T	Sprague	15 μF, 20 V	1.5	$1.8\times6.5\times3.4$
695D106X0035G2T	Sprague	10 μF, 35 V	1.3	$2.5\times7.6\times2.5$


[†] Size is in mm. ESR is maximum resistance at 100 kHz and $T_A = 25$ °C. Listings are sorted by height.



SLVS124E – JUNE 1995 – REVISED APRIL 1997

APPLICATION INFORMATION

external capacitor requirements (continued)



† TPS7333, TPS7348, TPS7350 (fixed-voltage options)

Figure 42. Typical Application Circuit

programming the TPS7301 adjustable LDO regulator

Programming the adjustable regulators is accomplished using an external resistor divider as shown in Figure 43. The equation governing the output voltage is:

$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right)$$

where


V_{ref} = reference voltage, 1.182 V typ

SLVS124E - JUNE 1995 - REVISED APRIL 1997

APPLICATION INFORMATION

Resistors R1 and R2 should be chosen for approximately $7-\mu A$ divider current. A recommended value for R2 is 169 k Ω with R1 adjusted for the desired output voltage. Smaller resistors can be used, but offer no inherent advantage and consume more power. Larger values of R1 and R2 should be avoided as leakage currents at FB will introduce an error. Solving for R1 yields a more useful equation for choosing the appropriate resistance:

$$R1 = \left(\frac{V_O}{V_{ref}} - 1\right) \times R2$$



OUTPUT VOLTAGE PROGRAMMING GUIDE

T TOOTO COMMITTO COMPE						
OUTPUT VOLTAGE	R1	R2	UNIT			
2.5 V	191	169	kΩ			
3.3 V	309	169	kΩ			
3.6 V	348	169	kΩ			
4 V	402	169	kΩ			
5 V	549	169	kΩ			
6.4 V	750	169	kΩ			

Figure 43. TPS7301 Adjustable LDO Regulator Programming

undervoltage supervisor function

The RESET output of the TPS73xx initiates a reset in microcomputer and microprocessor systems in the event of an undervoltage condition. An internal comparator in the TPS73xx monitors the output voltage of the regulator to detect the undervoltage condition. When that occurs, the RESET output transistor turns on taking the RESET signal low.

On power up, the output voltage tracks the input voltage. The $\overline{\text{RESET}}$ output becomes active (low) as V_I approaches the minimum required for a valid $\overline{\text{RESET}}$ signal (specified at 1.5 V for 25°C and 1.9 V over full recommended operating temperature range). When the output voltage reaches the appropriate positive-going input threshold (V_{IT+}), a 200-ms (typical) timeout period begins during which the $\overline{\text{RESET}}$ output remains low. Once the timeout has expired, the $\overline{\text{RESET}}$ output becomes inactive. Since the $\overline{\text{RESET}}$ output is an open-drain NMOS, a pullup resistor should be used to ensure that a logic-high signal is indicated.

The supply-voltage-supervisor function is also activated during power-down. As the input voltage decays and after the dropout voltage is reached, the output voltage tracks linearly with the decaying input voltage. When the output voltage drops below the specified negative-going input threshold (V_{IT-} — see electrical characteristics tables), the \overline{RESET} output becomes active (low). It is important to note that if the input voltage decays below the minimum required for a valid \overline{RESET} , the \overline{RESET} is undefined.

Since the circuit is monitoring the regulator output voltage, the RESET output can also be triggered by disabling the regulator or by any fault condition that causes the output to drop below V_{IT}. Examples of fault conditions include a short circuit on the output and a low input voltage. Once the output voltage is reestablished, either by reenabling the regulator or removing the fault condition, then the internal timer is initiated, which holds the RESET signal active during the 200-ms (typical) timeout period.

SLVS124E - JUNE 1995 - REVISED APRIL 1997

APPLICATION INFORMATION

undervoltage supervisor function (continued)

Transient loads or line pulses can also cause a reset to occur if proper care is not taken in selecting the input and output capacitors. Load transients that are faster than 5 μ s can cause a reset if high-ESR output capacitors (greater than approximately 7 Ω) are used. A 1- μ s transient causes a reset when using an output capacitor with greater than 3.5 Ω of ESR. Note that the output-voltage spike during the transient can drop well below the reset threshold and still not trip if the transient duration is short. A 1- μ s transient must drop at least 500 mV below the threshold before tripping the reset circuit. A 2- μ s transient trips $\overline{\text{RESET}}$ at just 400 mV below the threshold. Lower-ESR output capacitors help by reducing the drop in output voltage during a transient and should be used when fast transients are expected.

NOTE: $V_{IT+} = V_{IT-} + Hysteresis$

output noise

The TPS73xx has very low output noise, with a spectral noise density < $2 \,\mu\text{V}/\sqrt{\text{Hz}}$. This is important when noise-susceptible systems, such as audio amplifiers, are powered by the regulator.

regulator protection

The TPS73xx PMOS-pass transistor has a built-in back diode that safely conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage is anticipated, external limiting might be appropriate.

The TPS73xx also features internal current limiting and thermal protection. During normal operation, the TPS73xx limits output current to approximately 1 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 165°C, thermal-protection circuitry shuts it down. Once the device has cooled, regulator operation resumes.




SLVS124E - JUNE 1995 - REVISED APRIL 1997

MECHANICAL DATA

D (R-PDSO-G**)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Four center pins are connected to die mount pad.
- E. Falls within JEDEC MS-012

SLVS124E – JUNE 1995 – REVISED APRIL 1997

MECHANICAL DATA

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001


SLVS124E – JUNE 1995 – REVISED APRIL 1997

MECHANICAL DATA

PW (R-PDSO-G**)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated