
SLVS167 - SEPTEMBER 1998

- Dual Output Voltages for Split-Supply Applications
- 3.3-V/Adjustable Output
- Dropout Voltage < 80 mV Max at I_O = 100 mA
- Low Quiescent Current, Independent of Load . . . 340 μA Typ Per Regulator
- Ultra-Low-Current Sleep State ... 2 μA Max
- Output Regulated to ±2% Over Full Operating Range for Fixed-Output Regulator
- Dual Active-Low Reset Signals with 200-ms Pulse Width
- Output Current Range of 0 mA to 750 mA Per Regulator or 1-A Total Device Output Current
- 28-Pin PowerPAD[™] TSSOP Package



NC - No internal connection

description

The TPS73HD301 voltage regulator offers very low dropout voltages and dual outputs in a compact package. Designed primarily for DSP applications, this regulator can be used in any mixed-output voltage application. Total device output current can be as high as 1 A with each regulator supporting up to 750 mA. Output current can be allocated as desired between the two regulators and used to power many of todays DSPs. Low quiescent current and very low dropout voltage assure maximum power usage in battery-powered applications. Texas Instruments PowerPAD TSSOP package allows use of this device with any voltage/current combination within the range of the listed specifications without thermal problems, provided proper device mounting procedures are followed. Separate inputs allow the designer to configure the source power as desired. Dual active-low reset signals allow resetting of core-logic and I/O separately. Remote sense/feedback terminals provide regulation at the load. The TPS73HD301 is available in 28-pin PowerPAD TSSOP. It operates over a free-air temperature range of -40° C to 125° C.

AVAILABLE OPTIONS

| TA | REGULATOR 1 | REGULATOR 2 | TSSOP |
|----------------|--------------------|--------------------|----------------|
| | V _O (V) | V _O (V) | (PWP) |
| -40°C to 125°C | Adj (1.2 – 9.75 V) | 3.3 V | TPS73HD301PWPR |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated

SLVS167 – SEPTEMBER 1998

functional block diagram



[†] Switch positions shown with \overline{EN} low (active).

Terminal Functions

| TER | MINAL | 1/0 | DESCRIPTION |
|--------|---|-----|--|
| NAME | NO. | 1/0 | DESCRIPTION |
| NC | 1, 2, 7, 8, 13–16, 20, 21, 26, 27 | | No connection |
| 1GND | 3 | | Regulator #1 ground |
| 1EN | 4 | Ι | Regulator #1 enable, low = enable |
| 1IN | 5, 6 | Ι | Regulator #1 input supply voltage |
| 2GND | 9 | | Regulator #2 ground |
| 2EN | 10 | Ι | Regulator #2 enable, low = enable |
| 2IN | 11, 12 | Ι | Regulator #2 input supply voltage |
| 2OUT | 17, 18 | 0 | Regulator #2 output voltage |
| 2SENSE | 19 | Ι | Regulator #2 output voltage sense (fixed output) |
| 2RESET | 22 | 0 | Regulator #2 reset signal, low = reset |
| 10UT | 23, 24 | 0 | Regulator #1 output voltage |
| 1FB | 25 | I | Regulator #1 output voltage feedback (adjustable output) |
| 1RESET | 28 | 0 | Regulator #1 reset signal, low = reset |



SLVS167 - SEPTEMBER 1998

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

| Input voltage range, V _I (xIN, xRESET, xSENSE, xEN) | –0.3 V to 11 V |
|--|-------------------------------|
| Differential input voltage, VID (1GND to 2GND) | |
| Output current, I _O (1OUT, 2OUT) | |
| Continuous total power dissipation | See Dissipation Rating Tables |
| Operating free-air temperature range, T _A | −40°C to 125°C |
| Storage temperature range, T _{stg} | −65°C to 150°C |
| Lead temperature soldering 1,6 mm (1/16 inch) from case for | 10 seconds 260°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: All voltages are with respect to GND.

DISSIPATION RATING TABLE 1 – FREE-AIR TEMPERATURES[‡]


| PACKAGE | T _A < 25°C | DERATING FACTOR | T _A = 70°C | T _A = 85°C |
|---------|-----------------------|-----------------------------|-----------------------|-----------------------|
| | POWER RATING | ABOVE T _A = 25°C | POWER RATING | POWER RATING |
| PWP§ | 700 mW | 5.6 mW/°C | 448 mW | 364 mW |

DISSIPATION RATING TABLE 2 - CASE TEPMPERATURE[‡]

| PACKAGE | T _A < 62.5°C POWER RATING | DERATING FACTOR ABOVE T _A = 62.5°C | T _A = 70°C POWER RATING | T _A = 85°C POWER RATING | | | |
|---|---|--|---------------------------------------|---------------------------------------|--|--|--|
| PWP§ | 25 W | 285.76 mW/°C | 22.9 W | 18.6 W | | | |
| [†] Discipution ration tables and figures are new ideal for maintenance of invation terms return at an hole. | | | | | | | |

[‡] Dissipation rating tables and figures are provided for maintenance of junction temperature at or below absolute maximum temperature of 150°C. For guidelines on maintaining junction temperature within recommended operating range, see the Thermal Information section.

§ Refer to the Thermal Information section for detailed power dissipation considerations when using the TSSOP packages.





SLVS167 – SEPTEMBER 1998

recommended operating conditions

| | | MIN | MAX | UNIT |
|--|------------------------------------|------|-----|------|
| | Adjustable output (regulator #1) | 2.97 | 10 | V |
| Input voltage, VI [†] | 3.3-V output (regulator #2) | 3.97 | 10 | v |
| High-level input voltage at EN, VIH | | 2 | | V |
| Low-level input voltage at EN | Low-level input voltage at EN, VIL | | 0.5 | V |
| Total output current range (per regulator), IO | | 0 | 750 | mA |
| Operating virtual junction temperature range, TJ | | | 125 | °C |

[†] Minimum input voltage defined in the recommended operating conditions is the maximum specified output voltage plus dropout voltage, V_{DO}, at the maximum specified load range (750 mA). Since dropout voltage is a function of output current, the usable range can be extended for lighter loads. To calculate the minimum input voltage for the maximum load current used in a given application, use the following equation:

 $V_{I(min)} = V_{O(max)} + V_{DO(max load)}$

Because regulator 2 of the TPS373HD301 is programmable, $r_{DS(on)}$ should be used to calculate V_{DO} before applying the above equation. The equation for calculating V_{DO} from $r_{DS(on)}$ is given in Note 2 in the TPS73HD301 electrical characteristics table. The minimum value of 2.97 V is the absolute lower limit for the recommended input voltage range for the TPS73HD301.

electrical characteristics, $V_{I(IN)}$ = 4.3 V, I_O = 10 mA, \overline{EN} = 0 V, C_O = 4.7 μ F/CSR[‡] = 1 Ω , SENSE/FB shorted to OUT (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS§ | ТJ | MIN | TYP | MAX | UNIT | |
|------------------|---|---|----------------|------|-------|-----|--------|--|
| | Quiescent current (active mode), each regulator | $ EN \leq 0.5 \text{ V}, \\ V_I = V_O + 1 \text{ V}, $ | 25°C | | 340 | 415 | μA | |
| | | $0 \text{ mA} \le I_{O} \le 750 \text{ mA}$ | –40°C to 125°C | | | 550 | μΛ | |
| Icc | Supply current (standby mode), each regulator | $EN = V_I$, | 25°C | | 0.01 | 0.5 | μA | |
| icc | Supply current (standby mode), each regulator | $3 \text{ V} \leq \text{V}_I \leq 10 \text{ V}$ | –40°C to 125°C | | | 2 | μΛ | |
| | Output current limit, each regulator | $V_{O} = 0$, $V_{I} = 10 V$ | 25°C | 0.8 | 1.2 | 2 | ^ | |
| 10 | Output current nimit, each regulator | VO = 0, $VI = 10$ V | -40°C to 125°C | | | 2 | 2 A | |
| lu. | Doop alament lookage autrent (standby mode) | $EN = V_{I}$, | 25°C | | 0.01 | 0.5 | | |
| likg | Pass-element leakage current (standby mode) | $3 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V}$ | –40°C to 125°C | | 1 | | μA | |
| | Output voltage temperature coefficient | | -40°C to 125°C | | 61 | 75 | ppm/°C | |
| | Thermal shutdown junction temperature | | | | 165 | | °C | |
| | Logic high (ENI) (standby mode) | $2.5 V \le V_1 \le 6 V_2$ | -40°C to 125°C | 2 | | | V | |
| | Logic high (EN) (standby mode) | $6 \text{ V} \le \text{V}_{I} \le 10 \text{ V}$ | -40°C to 125°C | 2.7 | | | | |
| | Logic low (FNI) (active mode) | 21/21/2101/ | 25°C | | | 0.5 | V | |
| | Logic low (EN) (active mode) | $3 V \le V_I \le 10 V$ | -40°C to 125°C | | | 0.5 | v | |
| V _{hys} | Hysteresis voltage (EN) | | 25°C | | 50 | | mV | |
| L. | | | 25°C | -0.5 | 0.001 | 0.5 | | |
| 1 | Input current (EN) | $0 V \le V_I \le 10 V$ | -40°C to 125°C | -0.5 | | 0.5 | μA | |
| | | | 25°C | | 2.05 | 2.5 | | |
| | Minimum input voltage, for active pass element | | –40°C to 125°C | | | 2.5 | V | |
| | | | 25°C | | 1 | 1.5 | | |
| | Minimum input voltage, for valid RESET | $IO(RESET) = -300 \mu A$ | -40°C to 125°C | | | 1.9 | V | |

[‡]CSR (compensation series resistance) refers to the total series resistance, including the equivalent series resistance (ESR) of the capacitor, any series resistance added externally, and PWB trace resistance to C_O.

§ Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



SLVS167 - SEPTEMBER 1998

electrical characteristics, $V_{I(IN)}$ = 4.3 V, I_O = 10 mA, \overline{EN} = 0 V, C_O = 4.7 μ F/CSR[‡] = 1 Ω , SENSE/FB shorted to OUT (unless otherwise noted) (continued)

regulator #1 (adjustable)

| | PARAMETER | TEST CONDITIONS§ | | Тј | MIN | TYP | MAX | UNIT | |
|------------------|---|--|--|----------------|-------|-------|-------|--------|--|
| | Deference voltage (1ED) | 2.97 V \leq V _I \leq 10 V, | $2.97 \text{ V} \le \text{V}_{\text{I}} \le 10 \text{ V},$ | | | 1.182 | | v | |
| | Reference voltage (1FB) | $5 \text{ mA} \le I_{O} \le 750 \text{ mA}$ | | -40°C to 125°C | 1.147 | | 1.217 | V | |
| | Reference voltage temperature coefficient | | | -40°C to 125°C | | 61 | 75 | ppm/°C | |
| | | $2.97 \text{ V} \le \text{V}_1 \le 10 \text{ V},$ | | 25°C | | 0.52 | 1 | | |
| | | $50 \ \mu A \le I_O \le 750 \ mA$ | | -40°C to 125°C | | | 1 | | |
| | Pass-element series resistance (see Note 2) | $\begin{array}{l} V_I = 3.9 \ V, \\ 50 \ \mu A \leq I_O \leq 750 \ mA \end{array}$ | | 25°C | | 0.32 | | Ω | |
| | | $\begin{array}{l} V_I = 5.9 \ V, \\ 50 \ \mu A \leq I_O \leq 750 \ mA \end{array}$ | | 25°C | | 0.23 | | | |
| | Input regulation | V _I = 2.97 V, | | 25°C | | 3 | 18 | mV | |
| | Input regulation | $50 \ \mu A \le I_O \le 750 \ mA$ | | -40°C to 125°C | | | 25 | mv | |
| | | $\begin{array}{l} I_O = 5 \text{ mA to } 750 \text{ mA}, \\ 3 \text{ V} \leq \text{V}_I \leq 10 \text{ V} \end{array}$ | | 25°C | | 7 | 21 | mV | |
| | Output regulation | | | -40°C to 125°C | | | 32 | IIIV | |
| | | $ I_O = 50 \ \mu A \ to \ 750 \ m A, \\ 3 \ V \leq V_I \leq 10 \ V $ | | 25°C | | 10 | 33 | mV | |
| | | | | -40°C to 125°C | | | 65 | | |
| | Ripple rejection | f = 120 Hz, | I _O = 50 μA | 25°C | | 59 | | dB | |
| | Rippie rejection | f = 120 Hz, | I _O = 500 mA | 25°C | | 54 | | uв | |
| | Output noise-spectral density | f = 120 Hz | | 25°C | | 2 | | mV/√H | |
| | | | $C_L = 4.7 \ \mu F$ | 25°C | | 95 | | | |
| | Output noise voltage | 10 Hz \leq f \leq 100 kHz, CSR = 1 Ω | $C_L = 10 \ \mu F$ | 25°C | | 89 | | μV/rms | |
| | | | $C_{L} = 100 \mu F$ | 25°C | | 74 | | | |
| V(TO) | Trip-threshold voltage ($\overline{RESET})^{\P}$ | VO(FB) decreasing | | -40°C to 125°C | 1.101 | | 1.145 | V | |
| V _{hys} | Hysteresis voltage (RESET)¶ | Measured at VO(ER) | | 25°C | | 12 | | mV | |
| | Low-level output voltage | V _I = 2.13 V, | | 25°C | | 0.1 | 0.4 | v | |
| Vol | (RESET)¶ | IO(RESET) = 400 μA | | -40°C to 125°C | | | 0.4 | V I | |
| | Input ourropt (1EP) | | | 25°C | -10 | 0.1 | 10 | n A | |
| 1 | Input current (1FB) | | | –40°C to 125°C | -20 | | 20 | nA | |

[‡]CSR (compensation series resistance) refers to the total series resistance, including the equivalent series resistance (ESR) of the capacitor, any series resistance added externally, and PWB trace resistance to C_L.

§ Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

¶ Output voltage programmed to 2.5 V with closed-loop configuration (see application information)

NOTE 2: To calculate dropout voltage, use equation:

$$V_{DO} = I_O \times r_{DS(ON)}$$

 $r_{DS(ON)}$ is a function of both output current and input voltage. This parametric table lists $r_{DS(ON)}$ for V₁=2.97 V, 3.9 V, and 5.9 V, which corresponds to dropout conditions for programmed output voltages of 3 V, 4 V, and 6 V respectively. For other programmed values, refer to Figure 29.



SLVS167 – SEPTEMBER 1998

electrical characteristics, V_{I(IN)} = 4.3 V, I_O = 10 mA, $\overline{\text{EN}}$ = 0 V, C_O = 4.7 μ F/CSR[‡] = 1 Ω , SENSE/FB shorted to OUT (unless otherwise noted) (continued)

regulator #2 (3.3 V)

| | PARAMETER | TEST CO | NDITIONS§ | Тј | MIN | TYP | MAX | UNIT |
|------------------|-----------------------------------|--|--------------------------|----------------|-------|------|------|--------|
| Va | Quitautivoltaga | | | 25°C | | 3.3 | | V |
| VO | VO Output voltage | $4.3 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V}$ | | –40°C to 125°C | 3.23 | | 3.37 | v |
| | | I _O = 10 mA, | V _I = 3.23 V | 25°C | | 4.5 | 10 | |
| | Drenouturaltana | I _O = 100 mA, | V _I = 3.23 V | 25°C | | 44 | 100 | |
| | Dropout voltage | 1 | \/ | 25°C | | 353 | 750 | mV |
| | | I _O = 750 mA, | V _I = 3.23 V | -40°C to 125°C | | | 800 | |
| | Pass-element series resis- | (3.23 V – V _O)/I _{O.} | V _I = 3.23 V, | 25°C | | 0.44 | 1 | Ω |
| | tance | ^I O = 750 mA | | -40°C to 125°C | | | 1.07 | 52 |
| | In put regulation | V _I = 4.3 V to 10 V, | | 25°C | | 6 | 28 | mV |
| | Input regulation | $50 \ \mu A \le I_O \le 750 \ mA$ | | -40°C to 125°C | | | 29 | |
| | | I_{O} = 5 mA to 750 mA, 4.3 V \leq V _I \leq 10 V | | 25°C | | 32 | 57 | mV |
| | Output regulation | | | -40°C to 125°C | | | 113 | mv |
| | | I_{O} = 50 µA to 750 mA, 4.3 V ≤ V _I ≤ 10 V | | 25°C | | 47 | 90 | mV |
| | | | | -40°C to 125°C | | | 180 | |
| | Ripple rejection | f = 120 Hz, | l _O = 50 μA | 25°C | | 51 | | dB |
| | | f = 120 Hz, | I _O = 500 mA | 25°C | | 49 | | uв |
| | Output noise-spectral density | f = 120 Hz | | 25°C | | 2 | | mV/√Hz |
| | | | $C_L = 4.7 \ \mu F$ | 25°C | | 274 | | |
| | Output noise voltage | 10 Hz \leq f \leq 100 kHz, CSR = 1 Ω | $C_L = 10 \ \mu F$ | 25°C | | 228 | | μV/rms |
| | | 001(- 1 32 | C _L = 100 μF | 25°C | | 159 | | |
| V(TO) | Trip-threshold voltage (RESET) | V _O decreasing | | -40°C to 125°C | 2.868 | | | V |
| V _{hys} | Hysteresis voltage (RESET) | | | 25°C | | 18 | | mV |
| | Low-level output voltage | | | 25°C | | 0.17 | 0.4 | M |
| VOL | (RESET) | V _I = 2.8 V, | IO(RESET) = -1 mA | –40°C to 125°C | | | 0.4 | V |

[‡]CSR (compensation series resistance) refers to the total series resistance, including the equivalent series resistance (ESR) of the capacitor, any series resistance added externally, and PWB trace resistance to C_L.

§ Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.

switching characteristics

| PARAMETER | TEST CONDITIONS§ | ТJ | MIN | TYP | MAX | UNIT |
|------------------------|------------------|----------------|-----|-----|-----|------|
| Time-out delay (RESET) | Soo Eiguro 2 | 25°C | 140 | 200 | 260 | ms |
| | See Figure 3 | –40°C to 125°C | 100 | | 300 | |



SLVS167 - SEPTEMBER 1998




Figure 3. Test Circuit and Voltage Waveforms




Figure 4. Test Circuit for Typical Regions of Stability (Refer to Figures 29 through 32)



SLVS167 - SEPTEMBER 1998


TYPICAL CHARACTERISTICS

Table of Graphs

| | | | i | |
|---------------------|--|----------------------|---|----|
| lq | Quiescent current | | vs Load current | 5 |
| Q | | | vs Input voltage | 6 |
| VDO | Dropout voltage | Adjustable regulator | vs Output current | 7 |
| VDO | Dropout voltage | 3.3-V regulator | | 8 |
| ΔVDO | Change in dropout voltage | | vs Free-air temperature | 9 |
| VDO | Dropout voltage | | vs Output current | 10 |
| ΔVO | Change in output voltage | | vs Free-air temperature | 11 |
| VO | Output voltage | | vs Input voltage | 12 |
| | Line regulation | | | 13 |
| VO | Output voltage | | vs Output current | 14 |
| VO | Output voltage | | vs Output current | 15 |
| | Output voltage response from enable (EN) | | | 16 |
| | | Adjustable regulator | | 17 |
| | Load transient response | 3.3-V regulator | | 18 |
| | Line transient response | | | 19 |
| | Line transient response | | | 20 |
| | Ripple rejection | | vs Frequency | 21 |
| | Output spectral noise density | | vs Frequency | 22 |
| | | | vs Output current ($C_0 = 4.7 \ \mu F$) | 23 |
| | | Adjustable regulator | vs Added ceramic capacitance (C ₀ = 4.7 μ F) | 24 |
| | Compensation series resistance | | vs Output current ($C_0 = 10 \ \mu F$) | 25 |
| | (CSR) | 3.3-V regulator | vs Output current ($C_0 = 10 \ \mu F$) | 26 |
| | | Adjustable regulator | vs Added ceramic capacitance (C ₀ = 10 μ F) | 27 |
| | | 3.3-V regulator | vs Added ceramic capacitance ($C_0 = 10 \ \mu F$) | 28 |
| ^r DS(on) | Pass-element resistance | | vs Input voltage | 29 |
| VI | Minimum input voltage for valid RE- SET | | vs Free-air temperature | 30 |
| VIT- | Negative-going reset threshold | | vs Free-air temperature | 31 |
| OL(RESET) | RESET output current | | vs Input voltage | 32 |
| t _d | Reset time delay | | vs Free-air temperature | 33 |
| t _d | Distribution for reset delay | | | 34 |




SLVS167 - SEPTEMBER 1998






SLVS167 - SEPTEMBER 1998






SLVS167 - SEPTEMBER 1998






SLVS167 - SEPTEMBER 1998











SLVS167 - SEPTEMBER 1998






SLVS167 - SEPTEMBER 1998






SLVS167 - SEPTEMBER 1998






SLVS167 - SEPTEMBER 1998





SLVS167 - SEPTEMBER 1998





SLVS167 - SEPTEMBER 1998

APPLICATION INFORMATION

Capitalizing upon the features of the TPS73xx Family (low-dropout voltage, low quiescent current, power-saving shutdown mode, and a supply-voltage supervisor) and the power-dissipation properties of the TSSOP PowerPAD package has enabled the integration of the TPS73HD301 dual LDO regulator with high output current for use in DSP and other multiple voltage applications. Figure 35 shown a typical dual-voltage DSP application




Figure 35. Dual-Voltage DSP Application

DSP power requirements include very high transient currents that must be considered in the initial design. This design uses higher-valued output capacitors to handle the large transient currents. Details of this type of design are shown in the application report, *Designing Power Supplies for TMS320VC549 DSP Systems.*

minimum load requirements

The TPS73HD301 is stable even at zero load; no minimum load is required for operation.



SLVS167 - SEPTEMBER 1998

APPLICATION INFORMATION

SENSE connection

The SENSE terminal of fixed-output devices must be connected to the regulator output for proper functioning of the regulator. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit (remote sense) to improve performance at that point. Internally, SENSE connects to a high-impedance wide-bandwidth amplifier through a resistor-divider network, and noise pickup feeds through to the regulator output. It is essential to route the SENSE connection in such a way as to minimize/avoid noise pickup. Adding an RC network between SENSE and OUT to filter noise is not recommended because it can cause the regulator to oscillate.

external capacitor requirements

An input capacitor is not required; however, a ceramic bypass capacitor (0.047 pF to 0.1 μ F) improves load transient response and noise rejection when the TPS73HD301 is located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.

As with most LDO regulators, the TPS73HD301 requires an output capacitor for stability. A low-ESR 10- μ F solid-tantalum capacitor connected from the regulator output to ground is sufficient to ensure stability over the full load range (see Figure 36). Adding high-frequency ceramic or film capacitors (such as power-supply bypass capacitors for digital or analog ICs) can cause the regulator to become unstable unless the ESR of the tantalum capacitor is less than 1.2 Ω over temperature. Capacitors with published ESR specifications such as the AVX TPSD106M035R0300 and the Sprague 593D106X0035D2W work well because the maximum ESR at 25°C is 300 m Ω (typically, the ESR in solid-tantalum capacitors increases by a factor of 2 or less when the temperature drops from 25°C to -40°C). Where component height and/or mounting area is a problem, physically smaller, 10- μ F devices can be screened for ESR. Figures 23 through 28 show the stable regions of operation using different values of output capacitance with various values of ceramic load capacitance.

Due to the reduced stability range available when using output capacitors smaller than 10 μ F, capacitors in this range are not recommended. Larger capacitors provide a wider range of stability and better load transient response. Because capacitor minimum ESR is seldom if ever specified, it may be necessary to add a 0.5- Ω to 1- Ω resistor in series with the capacitor and limit ESR to 1.5 Ω maximum. As shown in the CSR graphs (Figures 23 through 28), minimum ESR is not a problem when using 10- μ F or larger output capacitors.

Below is a partial listing of surface-mount capacitors usable with the TPS73HD301. This information, along with the CSR graphs, is included to assist in selection of suitable capacitance for the user's application. When necessary to achieve low height requirements along with high output current and/or high ceramic load capacitance, several higher ESR capacitors can be used in parallel to meet the guidelines above.



SLVS167 - SEPTEMBER 1998

APPLICATION INFORMATION

external capacitor requirements (continued)

All load and temperature conditions with up to 1 μ F of added ceramic load capacitance:

| PART NO. | MFR. | VALUE | MAX ESR [†] | SIZE (H \times L \times W) [†] |
|------------------|---------|-------------|----------------------|---|
| T421C226M010AS | Kemet | 22 μF, 10 V | 0.5 | $2.8\times6\times3.2$ |
| 593D156X0025D2W | Sprague | 15 μF, 25 V | 0.3 | $2.8 \times 7.3 \times 4.3$ |
| 593D106X0035D2W | Sprague | 10 μF, 35 V | 0.3 | $2.8 \times 7.3 \times 4.3$ |
| TPSD106M035R0300 | AVX | 10 μF, 35 V | 0.3 | $2.8\times7.3\times4.3$ |


Load < 200 mA, ceramic load capacitance < 0.2 μ F, full temperature range:

| PART NO. | MFR. | VALUE | MAX ESR [†] | SIZE (H \times L \times W) [†] |
|-----------------|---------|-------------|----------------------|---|
| 592D156X0020R2T | Sprague | 15 μF, 20 V | 1.1 | $1.2\times7.2\times6$ |
| 595D156X0025C2T | Sprague | 15 μF, 25 V | 1 | $2.5\times7.1\times3.2$ |
| 595D106X0025C2T | Sprague | 10 μF, 25 V | 1.2 | $2.5\times7.1\times3.2$ |
| 293D226X0016D2W | Sprague | 22 μF, 16 V | 1.1 | $2.8\times7.3\times4.3$ |

Load < 100 mA, ceramic load capacitance < 0.2 μ F, full temperature range:

| PART NO. | MFR. | VALUE | MAX ESR [†] | SIZE (H \times L \times W) [†] |
|-----------------|---------|--------------|----------------------|---|
| 195D106X06R3V2T | Sprague | 10 μF, 6.3 V | 1.5 | $1.3\times3.5\times2.7$ |
| 195D106X0016X2T | Sprague | 10 μF, 16 V | 1.5 | 1.3 	imes 7 	imes 2.7 |
| 595D156X0016B2T | Sprague | 15 μF, 16 V | 1.8 | $1.6\times 3.8\times 2.6$ |
| 695D226X0015F2T | Sprague | 22 μF, 15 V | 1.4 | $1.8\times6.5\times3.4$ |
| 695D156X0020F2T | Sprague | 15 μF, 20 V | 1.5 | $1.8\times6.5\times3.4$ |
| 695D106X0035G2T | Sprague | 10 μF, 35 V | 1.3 | 2.5 	imes 7.6 	imes 2.5 |

[†] Size is in mm. ESR is maximum resistance at 100 kHz and $T_A = 25^{\circ}C$. Listings are sorted by height.



[†]3.3-V fixed regulator option

Figure 36. Typical Application Circuit



SLVS167 - SEPTEMBER 1998

APPLICATION INFORMATION

programming the adjustable LDO regulator output

Programming the adjustable regulator is done using an external resistor divider as shown in Figure 37. The equation governing the output voltage is:

$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right)$$

where

V_{ref} = reference voltage, 1.182 V typ

Resistors R1 and R2 should be chosen for approximately 7- μ A divider current. A recommended value for R2 is 169 k Ω with R1 adjusted for the desired output voltage. Smaller resistors can be used, but offer no inherent advantage and consume more power. Larger values of R1 and R2 should be avoided as leakage currents at FB will introduce an error. Solving for R1 yields a more useful equation for choosing the appropriate resistance:

$$R1 = \left(\frac{V_0}{V_{ref}} - 1\right) \times R2$$




Figure 37. TPS7301 Adjustable LDO Regulator Programming



SLVS167 - SEPTEMBER 1998

APPLICATION INFORMATION

undervoltage supervisor function

The RESET outputs of the TPS73HD301 initiate a reset in microcomputer and microprocessor systems in the event of an undervoltage condition. An internal comparator in the TPS73HD301 monitors the output voltage of the regulator to detect the undervoltage condition. When that occurs, the RESET output transistor turns on, taking the RESET signal low.

At programmed output voltages below 1.9 V (on the adjustable regulator only), the reset function becomes unusable. With a minimum output voltage requirement for a valid RESET signal (over temperature) being 1.9 V, RESET will not operate reliably in this range.

On power up, the output voltage tracks the input voltage. The $\overline{\text{RESET}}$ output becomes active (low) as V_I approaches the minimum required for a valid $\overline{\text{RESET}}$ signal (specified at 1.5 V for 25°C and 1.9 V over full recommended operating temperature range). When the output voltage reaches the appropriate positive-going input threshold (V_{IT+}), a 200-ms (typical) timeout period begins during which the $\overline{\text{RESET}}$ output remains low. Once the timeout has expired, the $\overline{\text{RESET}}$ output becomes inactive. Since the $\overline{\text{RESET}}$ output is an open-drain NMOS, a pullup resistor should be used to ensure that a logic-high signal is indicated.

The supply-voltage-supervisor function is also activated during power-down. As the input voltage decays and after the dropout voltage is reached, the output voltage tracks linearly with the decaying input voltage. When the output voltage drops below the specified negative-going input threshold (V_{IT-} — see electrical characteristics tables), the RESET output becomes active (low). It is important to note that if the input voltage decays below the minimum required for a valid RESET, the RESET is undefined.

Since the circuit is monitoring the regulator output voltage, the $\overline{\text{RESET}}$ output can also be triggered by disabling the regulator or by any fault condition that causes the output to drop below V_{IT}. Examples of fault conditions include a short circuit on the output and a low input voltage. Once the output voltage is reestablished, either by reenabling the regulator or removing the fault condition, then the internal timer is initiated, which holds the RESET signal active during the 200-ms (typical) timeout period.

Transient loads or line pulses can also cause a reset to occur if proper care is not taken in selecting the input and output capacitors. Load transients that are faster than 5 μ s can cause a reset if high-ESR output capacitors (greater than approximately 7 Ω) are used. A 1- μ s transient causes a reset when using an output capacitor with greater than 3.5 Ω of ESR. Note that the output-voltage spike during the transient can drop well below the reset threshold and still not trip if the transient duration is short. A 1- μ s transient must drop at least 500 mV below the threshold before tripping the reset circuit. A 2- μ s transient trips RESET at just 400 mV below the threshold. Lower-ESR output capacitors help by reducing the drop in output voltage during a transient and should be used when fast transients are expected.

NOTE: V_{IT+} = V_{IT-} +Hysteresis

output noise

The TPS73HD301 has very low output noise, with a spectral noise density < $2 \mu V / \sqrt{Hz}$. This is important when noise-susceptible systems, such as audio amplifiers, are powered by the regulator.



SLVS167 - SEPTEMBER 1998

APPLICATION INFORMATION

regulator protection

The TPS73HD301 PMOS-pass transistors have built-in back diodes that safely conduct reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage is anticipated, external limiting might be appropriate.

The TPS73HD301 also features internal current limiting and thermal protection. During normal operation, the TPS73HD301 limits output current to approximately 1 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 165°C, thermal-protection circuitry shuts it down. Once the device has cooled, regulator operation resumes.




SLVS167 – SEPTEMBER 1998

MECHANICAL DATA

PWP (R-PDSO-G**)

PowerPAD[™] PLASTIC SMALL-OUTLINE PACKAGE

20-PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments Incorporated.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated