

TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

TC90A50F


TENTATIVE

CMOS Image Sensor CAMERA SIGNAL PROCESSING

The TC90A50F realizes digital processing of CIF CMOS Image Sensor CAMERA signals on a single chip.

Features

- Built-in CDS(Correlated Double Sampling) system noise reduction circuit
- Built-in Gain control amplifier circuit (+26dB / AGC)
- Built-in 10bit A/D converter
- Built-in CMOS sensor drive pulse generator circuit/ Sync. pulse generator circuit
- Up and down invert read/Right and left invert read(W/O memory)
- Single oscillator (13.5MHz~27MHz)
- Frame intermittent read(1/2, 1/3, 1/5, 1/9 intermittent)
- Suitable for CIF(352x288) image ,QVGA(320x240) image
- Built-in frame memory control circuit(8bitx375pixelx300line) (Can low speed read)
- 3-line signal processing based on internal line memories (8bitx375pixelx2line)
- Suitable for CMOS image sensor (TCM5023LU:RGB bayer color filter array)
- Digital outputs(RGB=6:6:6,8:8:8, YUV=4:2:2, 4:4:4)
- Electronic shutter iris circuit(AES) ,Auto-white balance circuit(AWB) and auto-gain control circuit(AGC)
- Can be operated without microcontroller (automatic read circuit make EEPROM set control parameter initial values)
- Control parameters settable by 4-line serial I/F
- Suitable for B/W CMOS sensor(TCM5020LU)
- Single power supply ($2.8 \pm 0.2V$)




LQFP144-P-2020-0.50A


Weight: 0.891 g (Typ.)

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating range as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade control laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

BLOCK DIAGRAM



PIN CONNECTION



(NOTE) DVDD1(pin10)、DVDD10(pin111) and DVDD11(pin124) connect to power supply line of sensor.
DVSS1(pin9)、DVSS11(pin116) and DVSS12(pin133) connect to GND line of sensor.

PIN FUNCTIONS

PIN No.	PIN SYMBOL	I / O	FUNCTION
1	CDSBIAS	O	CDS bias pin.
2	VREFM	O	For ADC middle reference voltage. Connect 0.1 μF capacitor between this pin and GND.
3	VREFB	O	For ADC bottom reference voltage. Connect 0.1 μF capacitor between this pin and GND.
4	AVSS1	—	Internal ADC analog GND 1
5	ADIN	I	Analog input for ADC.
6	AVDD1	—	Internal ADC analog power supply
7	VREFT	O	For ADC top reference voltage. Connect 0.1 μF capacitor between this pin and GND.
8	ADBIAS	O	For ADC bias voltage. Connect 0.1 μF capacitor between this pin and GND.
9	DVSS1	—	Internal digital GND 1 for sensor
10	DVDD1	—	Internal digital power supply 1 for sensor.
11	DVSS2	—	Internal digital GND 2 for I/O and logic.
12	DVDD2	—	Internal digital power supply 2 for I/O and logic.
13	HRESET	I	MTSG horizontal counter reset pin(detected at fall,always set to high)
14	VRESET	I	MTSG vertical counter reset pin(detected at fall,always set to high)
15	RESET	I	System reset pin(Low:reset).
16	EEPSEL	I	Select read address of EEPROM pin(L:lower area,H:upper area)
17	PCCEEPROM	I	EEPROM automatic read setting(L:OFF H:automatic read)
18	DSPCTRL1	I	Control mode setting pin [1:0] "3":still(with memory) "2":motion "1":stand-by "0":sleep
19	DSPCTRL0	I	
20	DSPRTN	O	Condition of control mode output signal pin
21	SCCS	I / O	Serial I/F pin (chip select)
22	SCSK	I / O	Serial I/F pin(serial clock)
23	SCDI	I / O	Serial I/F pin(data input)
24	SCDO	I / O	Serial I/F pin(data output)
25	DVSS3	—	Internal digital GND 3 for I/O and logic
26	DOA0	O	Digital output(A)
27	DOA1	O	Digital output(A)
28	DOA2	O	Digital output(A)
29	DOA3	O	Digital output(A)
30	DIOA4	I / O	Digital input/output(A)
31	DIOA5	I / O	Digital input/output(A)
32	DIOA6	I / O	Digital input/output(A)
33	DIOA7	I / O	Digital input/output(A)
34	DIOB0	I / O	Digital input/output(B)
35	DIOB1	I / O	Digital input/output(B)
36	DVDD3	—	Internal digital power supply 3 for I/O and logic
37	MCKO	O	Master clock output pin
38	DVSS4	—	Internal digital GND 4 for I/O and logic
39	DIOB2	I / O	Digital input/output(B)
40	DIOB3	I / O	Digital input/output(B)
41	DIOB4	I / O	Digital input/output(B)
42	DIOB5	I / O	Digital input/output(B)
43	DIOB6	I / O	Digital input/output(B)
44	DIOB7	I / O	Digital input/output(B)
45	DIOC0	I / O	Digital input/output(C)
46	DIOC1	I / O	Digital input/output(C)

PIN No.	PIN SYMBOL	I / O	FUNCTION
4 7	PLSOUT 0	O	Sync pulse output pin 0
4 8	PLSOUT 1	O	Sync pulse output pin 1
4 9	DVDD 4	—	Internal digital power supply 4 for I/O and logic
5 0	RAMIO 0	I / O	Frame memory data input/output
5 1	RAMIO 1	I / O	Frame memory data input/output
5 2	RAMIO 2	I / O	Frame memory data input/output
5 3	RAMIO 3	I / O	Frame memory data input/output
5 4	RAMIO 4	I / O	Frame memory data input/output
5 5	RAMIO 5	I / O	Frame memory data input/output
5 6	RAMIO 6	I / O	Frame memory data input/output
5 7	RAMIO 7	I / O	Frame memory data input/output
5 8	DIF 0	I	Test data input(F)
5 9	DIF 1	I	Test data input(F)
6 0	DIF 2	I	Test data input(F)
6 1	DIF 3	I	Test data input(F)
6 2	DVSS 5	—	Internal digital GND 5 for I/O and logic
6 3	TEIA	I	Test pin(connect DVSS)
6 4	DVDD 5	—	Internal digital power supply 5 for I/O and logic
6 5	TEIB	I	Test pin(connect DVSS)
6 6	TEIC	I	Test pin(connect DVSS)
6 7	TEID	I	Test pin(connect DVSS)
6 8	DVSS 6	—	Internal digital GND 6 for I/O and logic
6 9	TEOA	O	Test pin(Non-connect)
7 0	DVDD 6	—	Internal digital power supply 6 for I/O and logic
7 1	DVSS 7	—	Internal digital GND 7 for I/O and logic
7 2	TEOB	O	Test pin(Non-connect)
7 3	DVDD 7	—	Internal digital power supply 7 for I/O and logic
7 4	TEOC	O	Test pin (Non-connect)
7 5	DVSS 8	—	Internal digital GND 8 for I/O and logic
7 6	TEIE	I	Test pin(connect DVSS)
7 7	TEOD	O	Test pin(Non-connect)
7 8	CK 2 I	I	Clock 2 input pin (for SRAM read)
7 9	DVDD 8	—	Internal digital power supply 8 for I/O and logic
8 0	OSCI	I	Oscillator inverter inputut pin(Oscillator connecting pin:27MHz)
8 1	OSCO	O	Oscillator inverter output pin(Oscillator connecting pin:27MHz)
8 2	DVSS 9	—	Internal digital GND 9 for I/O and logic
8 3	RAMADR 0	O	Frame memory address output pin/Digital data output(E)
8 4	RAMADR 1	O	Frame memory address output pin/Digital data output(E)
8 5	RAMADR 2	O	Frame memory address output pin/Digital data output(E)
8 6	RAMADR 3	O	Frame memory address output pin/Digital data output(E)
8 7	RAMADR 4	O	Frame memory address output pin/Digital data output(E)
8 8	RAMADR 5	O	Frame memory address output pin/Digital data output(E)
8 9	RAMADR 6	O	Frame memory address output pin/Digital data output(E)
9 0	RAMCE	O	Frame memory CE(chip enable) output pin/Digital data output(E)
9 1	RAMRW	O	Frame memory RW(read/write) output pin/Digital data output(E)
9 2	RAMOE	O	Frame memory OE(output enable) output pin/Digital data output(E)
9 3	DVDD 9	—	Internal digital power supply 9 for I/O and logic
9 4	RAMADR 7	I / O	Frame memory address output pin/Digital data input/output(G)

PIN No.	PIN SYMBOL	I / O	FUNCTION
9 5	RAMADR8	I / O	Frame memory address output pin/Digital data input/output((G)
9 6	RAMADR9	I / O	Frame memory address output pin/Digital data input/output((G)
9 7	RAMADR10	I / O	Frame memory address output pin/Digital data input/output((G)
9 8	RAMADR11	I / O	Frame memory address output pin/Digital data input/output((G)
9 9	RAMADR12	I / O	Frame memory address output pin/Digital data input/output((G)
1 0 0	RAMADR13	I / O	Frame memory address output pin/Digital data input/output((G)
1 0 1	RAMADR14	I / O	Frame memory address output pin/Digital data input/output((G)
1 0 2	RAMADR15	I / O	Frame memory address output pin/Digital data input/output((G)
1 0 3	RAMADR16	I / O	Frame memory address output pin/Digital data input/output((G)
1 0 4	DVSS10	—	Internal digital GND 10 for I/O and logic
1 0 5	DIF4	I	Test data input(F)
1 0 6	DIF5	I	Test data input(F)
1 0 7	DIF6	I	Test data input(F)
1 0 8	DIF7	I	Test data input(F)
1 0 9	DIF8	I	Test data input(F)
1 1 0	DIF9	I	Test data input(F)
1 1 1	DVDD10	—	Internal digital power supply 10 for sensor
1 1 2	SCK	O	CMOS sensor clock output pin
1 1 3	FSHX	O	External CDS feed-through sampling pulse output pin
1 1 4	SSHX	O	External CDS signal sampling pulse output pin
1 1 5	ADCK	O	External ADC clock output pin
1 1 6	DVSS11	—	Internal digital GND 11 for sensor
1 1 7	HP	O	CMOS sensor HP output pin
1 1 8	VRR	O	CMOS sensor VRR output pin
1 1 9	ESR	O	CMOS sensor ESR output pin
1 2 0	UDINV	O	CMOS sensor upside-down setting(connect sensor U/D pin)
1 2 1	ADCLPX	O	Pulse output pin
1 2 2	LIGCA	O	Pulse output pin
1 2 3	STANDBYX	O	Pulse output pin
1 2 4	DVDD11	—	Internal digital power supply 11 for sensor
1 2 5	PLSOUT2	O	Sync pulse output pin 2
1 2 6	PLSOUT3	O	Sync pulse output pin 3
1 2 7	PLSOUT4	O	Sync pulse output pin 4
1 2 8	AGCD5	O	AGC gain setting pin 5
1 2 9	LRSEL	I	Mirror image setting pin
1 3 0	UDSEL	I	Upside-down image setting pin
1 3 1	AC5060HZ	I	Commercial frequency setting for flicker reduction
1 3 2	TESTMODE	I	For testing(always set to low)
1 3 3	DVSS12	—	Internal digital GND 11 for sensor
1 3 4	AVDD3	—	Internal analog power supply 3 for CDS/GCA
1 3 5	AGCD4	O	AGC gain setting pin 4
1 3 6	AGCD3	O	AGC gain setting pin 3
1 3 7	AGCD2	O	AGC gain setting pin 2
1 3 8	AGCD1	O	AGC gain setting pin 1
1 3 9	AGCD0	O	AGC gain setting pin 0
1 4 0	AVDD2	—	Internal analog power supply 2 for CDS/GCA
1 4 1	CDSGCAIN	I	Analog input (connect CMOS sensor signal output)
1 4 2	AVSS2	—	Internal analog GND 2 for CDS/GCA

PIN No.	PIN SYMBOL	I / O	FUNCTION
1 4 3	CLVLIX	O	For FBC(feed-back clamping). Connect 0.47 μ F capacitor between this pin and GND.
1 4 4	CLVLI	O	For FBC(feed-back clamping). Connect 0.47 μ F capacitor between this pin and GND.


FUNCTIONS SPECIFICATION

Control Mode

TC90A50F is controled by setteing internal resisters. The SCCS,SCSK,SCDI and SCDO(pins 21 to 24) are used for serial interface for setting.
Set PCC/EEPROM=high to select EEPROM automatic read mode,in which the internal settings data can be read once from external EEPROM after a system reset release.


SERIAL I/F SPECIFICATIONS

·Serial Data Input/Output



MCK = 3.375MHz (OSC = 27MHz)

·EEPROM automatic read



T = 1/52.734 kHz (OSC = 27MHz)


CONTENS OF INTERNAL RESISTERS

- Operating mode setting (sleep mode,stand-bymode,continue mode,still mode,with/without frame memory)
- Intermittent frame mode setting (continue, 1/2 , 1/3,1/5/1/9 intermittent frame)
- Electronic shutter speed setting
- Flicker of fluorescent lamp reduction mode setting
- ALC(Automtic luminounce Level Control) ON/OFF
- ALC level setting,area setting
- GCA gain setting
- Color white balance mode setting (Automatic/Manual)
- White balnce gain setting
- Chrominance signal adjustment(masking,phase adjustment)
- Edge enhance gain setting (Horizontal,Vertical)
- Select digital output signal (RGB888,RGB666,YUV422-8,YUV422-16,YUV444)
- Color bar signal generator setting
- Revesible output (Positive/Negative)
- Color/Monochrome switching
- RGB pedestal adjustment
- Invert image output setting (Upsidedown,Mirror)

CONTENS OF OUTPUT DATA FOR EXTERNAL CONTROL

- Luminaunce data integral value
- R-Y/B-Y data integral value

FORMAT OF DIGITAL OUTPUT DATA




Digital output mode

Format	DIOA[7:4]	DOA[3:0]	DIOB[7:0]	DIOD[7:0]	MCKO
YUV422-8	UYVY[7:4]	UYVY[3:0]	-	-	BMCK
YUV422-16	UV[7:4]	UV[3:0]	Y[7:0]	-	MCK
YUV444	U[7:4]	U[3:0]	Y[7:0]	V[7:0]	MCK
RGB666	G[1:0]/B[5:4]	B[3:0]	R[3:0]/G[5:2]	R[5:4] (Note)	MCK
RGB888	B[7:4]	B[3:0]	G[7:0]	R[7:0]	MCK


(Note) R[5:4] is output from DIOC[1:0](pin45,46).

Horizontal sync. Pulse



TI M I N G CHART


Vertical Sync. Pulse



OUTLINE DRAWING

LQFP144-P-2020-0.50A

Unit : mm



Weight : 0.891 g