National *Semiconductor*

MM58341 High Voltage Display Driver

General Description

The MM58341 is a monolithic MOS integrated circuit utilizing CMOS metal gate low threshold P and N-channel devices. It is available both in 40-pin molded dual-in-line packages or as dice. The MM58341 is particularly suited for driving high voltage (35V max) vacuum fluorescent (VF) displays, (e.g., a 32-digit alphanumeric or dot matrix display).

Applications

- COPS™ or microprocessor-driven displays
- Instrumentation readouts
- Industrial control indicator
- Digital clock, thermostat, counter, voltmeter
- Word processor text displays
- Automotive dashboards

Features

- Direct interface to high voltage display
- Serial data input
- No external resistors required
- Wide display power supply operation
- LSTTL compatible inputs
- Software compatible with NS display driver family
- Compatible with alphanumeric or dot matrix displays
- Display blanking control input
- Simple to cascade

Block Diagram

FIGURE 1

TL/F/5603–1

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Voltage at Any Input Pin	$V_{DD} + 0.3V$ to $V_{SS} - 0.3V$
Voltage at Any Display Pin	V_{DD} to $V_{DD} - 36.5V$
$V_{DD} + \|V_{DIS}\|$	36.5V
Storage Temperature	$-65°C$ to $+150°C$
Power Dissipation at 25°C	
Molded DIP Package, Board Mount	2.28W*
Molded DIP Package, Socket Mount	2.05W**
*Molded DIP Package, Board Mount, $\theta_{JA} = 46°C/W$ Derate 21.7 mW°C Above 25°C	
**Molded DIP Package, Socket Mount, $\theta_{JA} = 51°C/W$ Derate 19.6 mW/°C Above 25°C	
Junction Temperature	130°C
Lead Temperature (Soldering, 10 seconds)	260°C

Operating Conditions

	Min	Max	Units
Supply Voltage (V_{DD}) $V_{SS} = 0V$	4.5	5.5	V
Display Voltage (V_{DIS})	-30	-10	V
Temperature Range	-40	$+85$	°C

DC Electrical Characteristics

$T_A = -40°C$ to $+85°C$, $V_{DD} = 5V \pm 0.5V$, $V_{SS} = 0V$ unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Units
I_{DD}	Power Supply Currents	$V_{IN} = V_{SS}$ or V_{DD}, $V_{SS} = 0V$, V_{DIS} Disconnected			150	μA
I_{DIS}		$V_{DD} = 5.5V$, $V_{SS} = 0V$, $V_{DIS} = -30V$, All Outputs Low			10	mA
V_{IL}	Input Logic Levels DATA IN, CLOCK ENABLE, BLANK Logic '0'				0.8	V
V_{IH}	Input Logic Levels DATA IN, CLOCK ENABLE, BLANK Logic '1'	(Note 1)	2.4			V
V_{OH}	Data Output Logic Levels Logic '0'	$I_{OUT} = 400 \mu A$			0.4	V
V_{OH}	Data Output Logic Levels Logic '1'	$I_{OUT} = -10 \mu A$	$V_{DD} - 0.5$			V
V_{OH}	Data Output Logic Levels Logic '1'	$I_{OUT} = -500 \mu A$	2.8			V
I_{IN}	Input Currents DATA IN, CLOCK ENABLE, BLANK	$V_{IN} = 0V$ or V_{DD}	-10		10	μA
C_{IN}	Input Capacitance DATA IN, CLOCK ENABLE, BLANK				15	pF
R_{OFF}	Display Output Impedances Output Off (Figure 3a)	$V_{DD} = 5.5V$, $V_{SS} = 0V$ $V_{DIS} = -10V$ $V_{DIS} = -20V$ $V_{DIS} = -30V$	55 60 65		250 300 400	kΩ kΩ kΩ
R_{ON}	Display Output Impedances Output On (Figure 3b)	$V_{DIS} = -10V$ $V_{DIS} = -20V$ $V_{DIS} = -30V$		700 600 500	800 750 680	Ω Ω Ω
V_{DOL}	Display Output Low Voltage	$V_{DD} = 5.5V$, $I_{OUT} = $ Open Circuit, $-30V \leq V_{DIS} \leq -10V$	V_{DIS}		$V_{DIS} + 2$	V

Note 1: 74LSTTL $V_{OH} = 2.7V$ @ $I_{OUT} = -400 \mu A$, TTL $V_{OH} = 2.4V$ @ $I_{OUT} = -400 \mu A$.

AC Electrical Characteristics $T_A = -40°C$ to $+85°C$, $V_{DD} = 5V \pm 0.5V$

| Symbol	Parameter	Conditions	Min	Typ	Max	Units
f_C	Clock Input Frequency	(Notes 3, 4)			800	kHz
t_H	Clock Input High Time		300			ns
t_L	Clock Input Low Time		300			ns
t_{DS}	Data Input Setup Time		100			ns
t_{DH}	Data Input Hold Time		100			ns
t_{ES}	Enable Input Setup Time		100			ns
t_{EH}	Enable Input Hold Time		100			ns
t_{CDO}	Data Output Clock Low to Data Out Time	$C_L = 50$ pF			500	ns

Note 2: Note that, for timing purposes, the signals ENABLE and BLANK can be considered to be totally independent of each other.

Note 3: AC input waveform specification for test purpose: $t_r \leq 20$ ns, $t_f \leq 20$ ns, f = 800 kHz, 50% ± 10% duty cycle.

Note 4: Clock input rise and fall times must not exceed 5 μs.

Connection Diagrams

Dual-In-Line Package

```
Vss (0V) ──  1        40  ── OUTPUT 18
OUTPUT 17 ──  2        39  ── OUTPUT 19
OUTPUT 16 ──  3        38  ── OUTPUT 20
OUTPUT 15 ──  4        37  ── OUTPUT 21
OUTPUT 14 ──  5        36  ── OUTPUT 22
OUTPUT 13 ──  6        35  ── OUTPUT 23
OUTPUT 12 ──  7        34  ── OUTPUT 24
OUTPUT 11 ──  8        33  ── OUTPUT 25
OUTPUT 10 ──  9        32  ── OUTPUT 26
OUTPUT 9  ── 10  MM58341  31  ── OUTPUT 27
OUTPUT 8  ── 11        30  ── OUTPUT 28
OUTPUT 7  ── 12        29  ── OUTPUT 29
OUTPUT 6  ── 13        28  ── OUTPUT 30
OUTPUT 5  ── 14        27  ── OUTPUT 31
OUTPUT 4  ── 15        26  ── OUTPUT 32
OUTPUT 3  ── 16        25  ── BLANKING CONTROL
OUTPUT 2  ── 17        24  ── ENABLE
OUTPUT 1  ── 18        23  ── DATA OUT
VDIS      ── 19        22  ── DATA IN
VDD (5V)  ── 20        21  ── CLOCK
```

TL/F/5603-2

Top View

Order Number MM58341N
See NS Package Number N40A

Plastic Chip Carrier

```
        OUTPUT 14
        OUTPUT 15
        OUTPUT 16
        OUTPUT 17
        Vss
        N/C
        OUTPUT 18
        OUTPUT 19
        OUTPUT 20
        OUTPUT 21
        OUTPUT 22

          6  5  4  3  2  1 44 43 42 41 40
OUTPUT 13 ─ 7                        39 ─ OUTPUT 23
OUTPUT 12 ─ 8                        38 ─ OUTPUT 24
OUTPUT 11 ─ 9                        37 ─ OUTPUT 25
OUTPUT 10 ─ 10                       36 ─ OUTPUT 26
OUTPUT 9  ─ 11                       35 ─ OUTPUT 27
N/C       ─ 12      MM58341V         34 ─ N/C
OUTPUT 8  ─ 13                       33 ─ OUTPUT 28
OUTPUT 7  ─ 14                       32 ─ OUTPUT 29
OUTPUT 6  ─ 15                       31 ─ OUTPUT 30
OUTPUT 5  ─ 16                       30 ─ OUTPUT 31
OUTPUT 4  ─ 17                       29 ─ OUTPUT 32
          18 19 20 21 22 23 24 25 26 27 28

        OUTPUT 3
        OUTPUT 2
        OUTPUT 1
        VDIS
        VDD
        N/C
        CLOCK
        DATA IN
        DATA OUT
        ENABLE
        BLANKING CONTROL
```

TL/F/5603-8

Top View

Order Number MM58341V
See NS Package Number V44A

Functional Description

This product is specifically designed to drive multiplexed or non-multiplexed high voltage alphanumeric or dot matrix vacuum fluorescent (VF) displays. Character generation is done externally in the microprocessor, with a serial data path to the display driver. The MM58341 uses three signals, DATA IN, CLOCK and ENABLE, where ENABLE acts as an external load signal. Display blanking can be achieved by means of the BLANKING CONTROL input, and a logic '1' will turn off all sections of the display. A block diagram of the MM58341 is shown in *Figure 1.*

Figure 2 shows the pinout of the MM58341 device, where output 1 (pin 18) is equivalent to bit 1 (i.e., the first bit of data to be loaded into the shift register following ENABLE high). A logic '1' at the input will turn on the corresponding display digit/segment/dot output.

A significant reduction in discrete board components can be achieved by use of the MM58341, because external pull-down resistors are not required. Due to the nature of the output stage, both its on and off impedance values vary as a function of the display voltage applied. However, *Figures 3a* and *3b* show that this output impedance will remain constant for a fixed value of display voltage.

Figure 4 demonstrates the critical timing requirements between CLOCK and DATA IN for the MM58341.

To clear (reset) the display driver at power on or any time, the following flushing routine may be used. With the enable signal high, clock in 32 zeroes. Drive the enable signal low and the display will be blank. It is recommended to clear the driver at power on.

In *Figure 5,* the ENABLE signal acts as an envelope, and only while this signal is at a logic '1' does the circuit accept CLOCK input signals. Data is transferred and shifted in the internal shift register on the rising clock edge, i.e., '0'–'1' transition. When the ENABLE signal goes low, the contents of the shift registers are latched, and the display will show new data. During data transfer, the display will show old data. DATA OUT is also provided on the MM58341, being output on the falling edge. At any time, the display may be blanked under processor control, using the BLANKING CONTROL input.

Figure 6 shows a schematic diagram of a microprocessor-based system where the MM58341 is used to provide the grid drive for a 32-digit 5 x 7 dot matrix vacuum fluorescent (VF) display. The anode drive in this example is provided by another member of the high voltage display driver family, namely the MM58348, which does not require an externally generated load signal.

Functional Decription (Continued)

FIGURE 3a. Output Impedance Off

TL/F/5603-3

FIGURE 3b. Output Impedance On

TL/F/5603-4

Timing Diagrams

TL/F/5603-5

For the purposes of AC measurements, $V_{IH} = 2.4V$, $V_{IL} = 0.8V$.

FIGURE 4. Clock and Data Timings

TL/F/5603-6

FIGURE 5. MM58341 Timings (Data Format)

4

Typical Application

TL/F/5603-7

**FIGURE 6. Microprocessor-Controlled Word Processor**

Physical Dimensions inches (millimeters)

N40A (REV E)

Molded Dual-In-Line Package (N)
Order Number MM58341N
NS Package Number N40A

MM58341 High Voltage Display Driver

Physical Dimensions inches (millimeters) (Continued)

0.650 +0.006 −0.000
[16.51 +0.15 0]

PIN 1 IDENT

6   1 44   40
7   39
17   29
18   28

0.050 [1.27] TYP

0.500 [12.70] TYP

0.017±0.004 [0.43±0.10] TYP

45°X 0.045 [1.14]

0.029±0.003 [0.74±0.08] TYP

0.610±0.020 [15.49±0.51] TYP

SEATING PLANE

0.020 [0.51] MIN TYP

0.105±0.015 [2.67±0.38] TYP

0.165−0.180 [4.19−4.57] TYP

⌂ 0.004[0.10]

45°X 0.045 [1.14]

0.690−0.005 [17.53−0.13] TYP

V44A (REV K)

Plastic Chip Carrier
Order Number MM58341V
NS Package Number V44A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.