# DM74AS874 Dual 4-Bit D-Type **Edge-Triggered Flip-Flop**

### **General Description**

These dual 4-bit inverting registers feature totem-pole TRI-STATE® outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the AS874 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines signifi-

102

21

CLK

CLR D OC

1D2

103

5

1D3

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

The pinout is arranged to ease printed circuit board layout. All data inputs are on one side of the package, while all outputs are on the other side.

#### **Features**

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V<sub>CC</sub> range
- Advanced oxide-isolated, ion-implanted Schottky TTL
- TRI-STATE buffer-type outputs drive bus lines directly

203

2CLK

204

10

2D4

- Space saving 300 mil wide package
- Bus structured pinout

### **Connection Diagram**

101

22

ĊLK

CLR D OC

1D1

1CLK

23

 $\mathbf{v}_{\mathrm{cc}}$ 

#### 2CLR 20 19 18 17 16 15 13 ČLK CLK CLK ČLK ČLK CLR D OC CLR D OC CLR D OC CLR D OC CLR D O CLR D OC

202

8

Order Number DM74AS874NT or DM74AS5874WM See NS Package Number M24B or N24C

2D1

6

1D4

**Dual-In-Line Package** 

201

104

TRI-STATE® is a registered trademark of National Semiconductor Corporation

12

GND

20C

### **Absolute Maximum Ratings**

Supply Voltage 7V
Input Voltage 7V
Voltage Applied to Disabled Output 5.5V
Operating Free Air Temperature Range 0°C to +70°C
Storage Temperature Range -65°C to +150°C
Typical  $\theta_{JA}$ N Package 47.0°C/W

Note: This product meets application requirements of 500 temperature cycles from -65°C to +150°C.

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter		Min	Nom	Max	Units	
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	٧	
$V_{IH}$	High Level Input Voltage		2			٧	
V <sub>IL</sub>	Low Level Input Voltage				0.8	٧	
loh	High Level Output Current				-15	mA	
l <sub>OL</sub>	Low Level Output Current				48	mA	
f <sub>CLK</sub>	Clock Frequency		0		80	MHz	
t <sub>WCLK</sub>	Width of Clock Pulse	High	3			ns	
		Low	6			113	
t <sub>WCLR</sub>	Width of Clear Pulse	Low	2			ns	
t <sub>SU</sub>	Setup Time	Data	4 ↑			ns	
		Clear Inactive	5↑			113	
t <sub>H</sub>	Data Hold Time		1↑			ns	
T <sub>A</sub>	Free Air Operating Temperature		0		70	°C	

The ( 1) arrow indicates the positive edge of the Clock is used for reference.

#### **Electrical Characteristics**

over recommended operating free air temperature range. All typical values are measured at  $V_{\rm CC}=5V,\,T_{\rm A}=25^{\circ}{\rm C}.$ 

						I	· · · · · ·
Symbol	Parameter	Conditions		Min	Тур	Max	Units
V <sub>IK</sub>	Input Clamp Voltage	$V_{CC} = 4.5V$ , $I_{I} = -18 \text{ mA}$				-1.2	V
V <sub>OH</sub>	High Level Output Voltage	$V_{CC} = 4.5V$ , $V_{IL} = V_{IL} Max$ , $I_{OH} = Max$		2.4	3.3		V
		$I_{OH} = -2 \text{ mA}, V_{CC} =$	$I_{OH} = -2 \text{ mA}, V_{CC} = 4.5 \text{V to } 5.5 \text{V}$				
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = 4.5V$ , $V_{IH} = 2V$ , $I_{OL} = Max$			0.35	0.5	V
II	Input Current at Max Input Voltage	$V_{CC} = 5.5V, V_{IH} = 7V$				0.1	mA
I <sub>IH</sub>	High Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$				20	μΑ
I <sub>IL</sub>	Low Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.5	mA
I <sub>O</sub> (Note 1)	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
lozh	Off-State Output Current, High Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V, V_{O} = 2.7V,$				50	μΑ
l <sub>OZL</sub>	Off-State Output Current, Low Level Voltage Applied	$V_{CC} = 5.5V, V_{IH} = 2V, V_{O} = 0.4V$				-50	μΑ
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = 5.5V Outputs Open	Outputs High		82	133	
			Outputs Low		92	149	mA
			Outputs Disabled		100	160	

Note 1: The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit current, IOS.

Switching Characteristics	over recommended operatir	ng free air temperature rar	nge (Note 1)
---------------------------	---------------------------	-----------------------------	--------------

Symbol	Parameter	Conditions	From	То	Min	Max	Units
f <sub>MAX</sub>	Maximum Clock Frequency	$V_{CC} = 4.5V \text{ to } 5.5V$			80		MHz
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	$R_{L} = 500\Omega$ $C_{L} = 50 \text{ pF}$	Clock	Any Q	3	8.5	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output		Clock	Any Q	4	10.5	ns
t <sub>PZH</sub>	Output Enable Time to High Level Output		Output Control	Any Q	2	7	ns
t <sub>PZL</sub>	Output Enable Time to Low Level Output		Output Control	Any Q	3	10.5	ns
t <sub>PHZ</sub>	Output Disable Time from High Level Output		Output Control	Any Q	2	6	ns
t <sub>PLZ</sub>	Output Disable Time from Low Level Output		Output Control	Any Q	2	7.5	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output		Clear	Any Q	4	11.5	ns

Note 1: See Section 5 for test waveforms and output load.

### **Function Table**

	Output			
CLR	D	CLK	<u>oc</u>	Q
Х	Х	Х	Н	Z
L	Х	Х	L	L
Н	Н	1 ↑	L	Н
Н	L	1 ↑	L	L
Н	Х	L	L	$Q_0$


L = Low State, H = High State, X = Don't Care


Positive Edge Transition


Z = High Impedance State

 $Q_0 = Previous Condition of Q$ 

# Logic Diagram







Molded Dual-In-Line Package (N) Order Number DM74AS874NT NS Package Number N24C

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor** National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

http://www.national.com

**National Semiconductor** Europe

Fax: +49 (0) 180-530 85 86 Fax: +49 (0) 180-530 so so Email: europe.support@nsc.com Deutsch Tel: +49 (0) 180-530 85 85 English Tel: +49 (0) 180-532 78 32 Français Tel: +49 (0) 180-532 95 58 Italiano Tel: +49 (0) 180-534 16 80 **National Semiconductor** Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2308
Fax: 81-043-299-2408