🗙 National Semiconductor

DM74ALS646/74ALS646-1 Octal TRI-STATE[®] Bus Transceiver and Register

General Description

This device incorporates an octal bus transceiver and an octal D-type register configured to enable multiplexed transmission of data from bus to bus or internal register to bus. This bus transceiver features totem-pole TRI-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic level drive provides this device with the capability of being connected directly to and driving the bus lines in a bus-organized system without the need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The 'ALS646-1 version features the same performance as the standard version with the addition of increased current drive capability to meet the current requirement of various bus architectures. For all ALS-1 products, the recommended maximum I_{OL} is increased to 48 mA.

The registers in the 'ALS646 are edge-triggered D-type flipflops. On the positive transition of the clock (CAB or CBA), the input bus data is stored into the appropriate register. The CAB input controls the transfer of data into the A register and the CBA input controls the B register.

The SAB and SBA control pins are provided to select whether real-time data or stored data is transferred. A low input level selects real-time data, and a high level selects stored data. The select controls have a "make before break" configuration to eliminate a glitch which would normally occur in a typical multiplexer during the transition between store and real-time data.

The enable \overline{G} and direction control pins provide four modes of operation: real-time data transfer from bus A to B, realtime data transfer from bus B to A, real-time bus A and/or B data transfer to internal storage, or internally stored data transfer to bus A or B.

When the enable \overline{G} pin is low, the direction pin selects which bus receives data. When the enable G pin is high, both buses become disabled yet their input function is still enabled.

Features

- Maximum I_{OL} increased to 48 mA for 'ALS646-1 product
- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- TRI-STATE buffer outputs drive bus lines directly
- Multiplexed real-time and stored data
- Independent registers for A and B buses

TRI-STATE® is a registered trademark of National Semiconductor Corporation

© 1996 National Semiconductor Corporation

RRD-B30M36/Printed in U. S. A

March 1996



Absolute Maximum Ratings

Supply Voltage	7V					
Input Voltage						
Control Inputs	7V					
I/O Ports	5.5V					
Operating Free-Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$					
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$					
Typical θ_{JA}						
N Package	44.5°C/W					
M Package	80.5°C/W					
Note: This product meets application requirements of 500 temperature cycles from -65°C to $+150^\circ\text{C}.$						

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Symbo	ol P	Parameter			DM74ALS646/ 74ALS646-1				Units	
						Nom	Max			
V _{CC}	Supply Voltage	Supply Voltage				5	5.5		V	
V_{IH}	High Level Input Ve	High Level Input Voltage			2				V	
V_{IL}	Low Level Input Vo	Low Level Input Voltage					0.8		V	
I _{OH}	High Level Output	High Level Output Current					-15		mA	
I _{OL}	I _{OL} Low Level Output C		Current ALS646 ALS646-1				24 48	mA		
fсiк	Clock Frequency				0		40		MHz	
tw	Pulse Duration, Clo	ocks Low or	High		12.5				ns	
t _{SU}	Data Setup Time, A CBA	Data Setup Time, A before CAB or B before CBA			10 个			ns		
t _H	Data Hold Time, A	Data Hold Time, A after CAB or B after CBA 0 1			0↑				ns	
T _A	Free Air Operating	Temperatur	е		0		70		°C	
Symbol	Parameter	CS over re	commended Test C	l free air	temperature rar	ige Min	Тур	Мах	Units	
Symbol	Parameter		Test C	onditio	ns	Min	Тур	Max	Units	
VIC	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 \text{ mA}$			0.4			-1.2	V	
∨он	Voltage	$v_{\rm CC} = 4.$	5V to 5.5V I _{OH} =		-0.4 mA	V _{CC} - 2	0.0	2.2		
		$v_{CC} = Min$	IN		-3 mA	2.4	3.2		- v	
Va		V _{CC} = Min			10 m A	2	0.05	0.4	v	
VOL	Voltage				24 mA		0.25	0.4		
					24 IIIA 48 mA		0.35	0.5		
		V _{CC} = Max			orte $V_1 = 5.5V$		0.00	100	μA	
l.	I Input Current at Maximum				5113, V = 5.5V			100		
lı	Input Current at Maximum Input Voltage	VCC - W		Contro	ol Inputs $V_1 = 7$	VI		100		
lı hu	Input Current at Maximum Input Voltage High Level Input Current	$V_{CC} = M$	ax. Vı = 2.7	Contro V (Note	ol Inputs, $V_{ } = 7$	V		20	uА	
կ I _{IH}	Input Current at Maximum Input Voltage High Level Input Current Low Level Input	$V_{CC} = M$ $V_{CC} = M$	ax, V _I = 2.7 ax.	Contro V (Note Contro	ol Inputs, V _I = 7 1) ol Inputs			20 200	μΑ	
կ I _{IH} I _{IL}	Input Current at Maximum Input Voltage High Level Input Current Low Level Input Current	$V_{CC} = M$ $V_{CC} = M$ $V_{I} = 0.4V$	ax, V _I = 2.7 ax, ⁄, (Note 1)	Contro V (Note Contro I/O Po	bl Inputs, $V_{I} = 7$ 1) bl Inputs brts	V		20 -200 -200	μA μA	
II IIH IIL IO	Input Current at Maximum Input Voltage High Level Input Current Low Level Input Current Output Drive Current	$v_{CC} = M$ $v_{CC} = M$ $v_{I} = 0.4v$ $v_{CC} = M$	ax, V _I = 2.7 ax, 7, (Note 1) ax, V _O = 2.2	Contro V (Note Contro I/O Po 25V	ol Inputs, V _I = 7 1) ol Inputs orts	V 		20 -200 -200 -112	μA μA mA	
կ I _{IH} I _{IL} I _O I _{CC}	Input Current at Maximum Input Voltage High Level Input Current Low Level Input Current Output Drive Current Supply Current	$v_{CC} = M$ $v_{CC} = M$ $v_{I} = 0.4v$ $v_{CC} = M$ $v_{CC} = M$	ax, V _I = 2.7 ax, /, (Note 1) ax, V _O = 2.2 ax	Contro V (Note Contro I/O Po 25V Outpu	ol Inputs, V _I = 7 1) ol Inputs orts ts High	V 	47	20 -200 -200 -112 76	μΑ - μΑ - mA	
II IIH IIL IO ICC	Input Current at Maximum Input Voltage High Level Input Current Low Level Input Current Output Drive Current Supply Current	$v_{CC} = M$ $v_{CC} = M$ $v_{I} = 0.4v$ $v_{CC} = M$ $v_{CC} = M$	ax, V _I = 2.7 ax, /, (Note 1) ax, V _O = 2.2 ax	Contro V (Note Contro 1/O Po 25V Outpu Outpu	bl Inputs, V _I = 7 1) bl Inputs brts ts High ts Low	-30	47 55	20 -200 -200 -112 76 88	μΑ μΑ mA mA	

Symbol	Parameter	Conditions	From (Input)	DM74/ 74AL	Units	
				Min	Max	
t _{PLH}	Propagation Delay Time Low to High Level Output	$\label{eq:V_CC} \begin{split} V_{CC} &= 4.5V \text{ to } 5.5V,\\ C_{L} &= 50 \text{ pF}, \end{split}$	CBA or CAB to A or B	10	30	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$R_1 = R_2 = 500\Omega$, $T_A = Min \text{ to Max}$	CBA or CAB to A or B	5	17	ns
t _{PLH}	Propagation Delay Time Low to High Level Output		A or B to B or A	5	20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output		A or B to B or A	3	12	ns
t _{PLH}	Propagation Delay Time Low to High Level Output (with A or B Low) (Note 2)		SBA or SAB to A or B	12	35	ns
t _{PHL}	Propagation Delay Time High to Low Level Output (with A or B Low) (Note 2)		SBA or SAB to A or B	5	20	ns
t _{PLH}	Propagation Delay Time Low to High Level Output (with A or B High) (Note 2)		SBA or SAB to A or B	6	25	ns
t _{PHL}	Propagation Delay Time High to Low Level Output (with A or B High) (Note 2)		SBA or SAB to A or B	5	20	ns
t _{PZH}	Output Enable Time to High Level Output		G to A or B	3	17	ns
t _{PZL}	Output Enable Time to Low Level Output		G to A or B	5	20	ns
t _{PHZ}	Output Disable Time from High Level Output		G to A or B	1	10	ns
t _{PLZ}	Output Disable Time from Low Level Output	Disable Time G to w Level Output A or B		2	16	ns
t _{PZH}	Output Enable Time to High Level Output		DIR to A or B	6	30	ns
t _{PZL}	Output Enable Time to Low Level Output		DIR to A or B	5	25	ns
t _{PHZ}	Output Disable Time from High Level Output		DIR to A or B	1	10	ns
t _{PLZ}	Output Disable Time from Low Level Output		DIR to A or B	2	16	ns
Note 2: These	parameters are measured with the interna	al output state of the storage regi	ster opposite to that of the	bus input.		

Function Table

Inputs						Data I/C	(Note 1)	On constitution on Franchism	
G	DIR	CAB	СВА	SAB	SBA	A1 thru A8	B1 thru B8	Operation or Function	
Х	Х	1	x	x	x	Input	Not Specified	Store A, B Unspecified	
Х	Х	х	1	x	x	Not Specified	Input	Store B, A Unspecified	
н	Х	1	1	x	x	Input	Input	Store A and B Data	
Н	Х	H/L	H/L	x	x	Input	Input	Isolation, Hold Storage	
L	L	х	x	x	L	Output	Input	Real-Time B Data to a Bus	
L	L	х	H/L	х	н	Output	Input	Stored B Data to a Bus	
L	Н	x	x	L	x	Input	Output	Real-Time A Data to B Bus	
L	н	H/L	х	н	х	Input	Output	Stored A Data to B Bus	

Note 1: The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

 $H = High Logic Level, L = Low Logic Level, X = Don't Care (Either Low or High Logic Levels including transitions), H/L = Either Low or High Logic Level excluding transitions, <math>\uparrow$ = Positive going edge of pulse.









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications