Block Move Optimization Techniques Series 32000® Graphics Note 2

1.0 INTRODUCTION

This application note discusses fast methods of moving data in printer applications using the National Semiconductor Series 32000. Typically this data is moved to or from the band of RAM representing a small portion (or slice) of the total image. The length of data is fixed. The controller design may require moving data every few milliseconds to image the page, until a total of 1 page has been moved. This may be (at 300 DPI, for example) (8.5 imes 300) imes (11 imes 300), or 1,051,875 bytes. In current controller designs the width is often rounded to a word boundary (usually 320 bytes at 300 DPI). This technique uses 1,056,000 bytes, or 528,000 words.

National Semiconductor Application Note 526 Dave Rand June 1988



2.0 DESCRIPTION

The move string instructions (MOVSi) in the 32000 are very powerful, however, when all that is needed is a string copy, they may be overkill. The string instructions include string translation, conditionals and byte/word/double sizes. If the application needs only to move a block of data from one location to another, and that data is a known size (or at least a multiple of a known size), using unrolled MOVD instructions is a faster way of moving the data from A to B on the NS32032 and NS32332.

3.0 IMPLEMENTATION

A code sample follows which makes use of a block size of 128 bytes. To move 256 bytes, for example, R0 should contain 2 on entry.

; Version 1.0 Sun Mar 29 12:57:20 1987	
;	
;A subroutine to move blocks of memory. Uses a granularity of	
;128 bytes.	
;	
; Inputs:	
; r0 = number of 128 byte blocks to move	
; r1 = source block address	
; r2 = destination block address	
;	
;Listing continues on following page	
;	
	TL/EE/9696-1
Series 32000® is a registered trademark of National Semiconductor Corporation.	
© 1995 National Semiconductor Corporation TL/EE/9696	RRD-B30M105/Printed in U.

N

Block Move Optimization Techniques Series 32000 Graphics Note

RRD-B30M105/Printed in U. S. A.

;;	Outputs	r0 = 0					
;	ru = u rl = source block address + (128 * blocks)						
;			block address + (128 * blocks)				
;	12 - destination block address + (120 blocks)						
, ;Notes:							
;	This al	gorithm correspond	ds closely to the MOVSD instruction,				
;			the number of 128 byte blocks, not				
;			-				
;	4 byte double words. The output values are the same as if a MOVSD instruction were used.						
;							
movmem:	cmpad	0,r0	;if no blocks to move				
	beq	mvexit	;exit now.				
	.align	4					
mvlp1:	-	0(r1),0(r2)	;move one block of data				
·	movd	4(r1), 4(r2)					
	movd	8(r1),8(r2)					
	movd	12(r1),12(r2)					
	movd	16(r1),16(r2)					
	movd	20(r1),20(r2)					
	movd	24(r1),24(r2)					
	movd	28(r1),28(r2)					
	movd	32(r1),32(r2)					
	movd	36(r1),36(r2)					
	movđ	40(r1),40(r2)					
	movd	44(r1),44(r2)					
	movd	48(r1),48(r2)					
	movd	52(r1),52(r2)					
	movd	56(r1),56(r2)					
	movd	60(r1),60(r2)					
	movd	64(r1),64(r2)					
	movd	68(r1),68(r2)					
	movd	72(r1),72(r2)					
	movd	76(r1),76(r2)					
	movd	80(r1),80(r2)					
	movd	84(r1),84(r2)					
	movd	88(r1),88(r2)					
	movd	92(r1),92(r2)					
	movd	96(r1),96(r2)					
	movd	100(r1),100(r2)					
	movd	104(r1),104(r2)					
	movd	108(r1),108(r2)					
	movd	112(r1), 112(r2)					
	movd	116(r1), 116(r2)					
	movd	120(r1),120(r2)					
	movd	124(r1), 124(r2)					
	addr	128(r1),r1	quick way of adding 128;				
	addr	128(r2),r2					
	acbd	-1,r0,mvlp1	;loop for rest of blocks				
mvexit:	ret	\$0		TL/EE/9			

4.0 TIMING

All timing assumes word aligned data (double word aligned for 32-bit bus). Unaligned data is permitted, but will reduce the speed.

On the 32532 (no wait states, @ 30 MHz, 32-bit bus), this code executes in 204 clocks, assuming burst mode access is available. To move 256 bytes, this routine would take 13.6 μ s. The MOVSD instruction takes about 156 clocks to move a 128-byte block. The MOVSD instruction is the best choice, therefore, on the 32532.

On the 32332 (no wait states, @ 15 MHz, 32-bit bus), this code executes in 458 clocks per 128-byte block. Thus, to move 256 bytes, this algorithm takes 61.1 μ s. The loop overhead (the ADDR and ACBD instructions) is about 10%. Doubling the block size (to 256 bytes) would reduce the loop overhead to 5%, and reducing the block size (to 64 bytes) would increase the loop overhead to 20%. In comparison, the 32332 MOVSD instruction takes about 721 clocks to move a 128-byte block.

On the 32032 (no wait states. @ 10 MHz, 32-bit bus), this code executes in 634 clocks per 128-byte block. Thus, to

move 256 bytes, this algorithm takes 126.8 μ s. The loop overhead (the ADDR and ACBD instructions) is about 5%. Doubling the block size (to 256 bytes) would reduce the loop overhead to 2.5%, and reducing the block size (to 64 bytes) would increase the loop overhead to 10%. In comparison, the 32032 MOVSD instruction takes about 690 clocks to move a 128-byte block.

On the 32016 (1 wait state. @ 10 MHz, 16-bit bus), this code executes in 1150 clocks per 128-byte block. Thus, to move 256 bytes, this algorithm takes 230.0 μ s. The loop overhead on the 32016 is about 2.5%. In comparison, the 32016 MOVSD instruction would take about 1,074 clocks. Thus, the MOVSD instruction is faster, and makes better use of the available bus bandwidth of the NS32016.

5.0 CONCLUSIONS

The MOVSi instructions on the NS32016 provide a very fast memory block move capability, with variable size. On the NS32332 and NS32032, however, unrolled MOVD instructions are faster due to the larger bus bandwidth of the NS32332 and NS32032.

-

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

AN-526	0	National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018	National Semiconductor Europe Fax: (+49) 0-180-530 85 86 Email: onjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-532 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80	National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tei: (852) 2737-1600 Fax: (852) 2736-9960	National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408
--------	---	---	--	--	--

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.