Interfacing the DP8420A/21A/22A to the 68030 Microprocessor

I. INTRODUCTION

This application note describes how to interface the 68030 microprocessor to the DP8422A DRAM controller (also applicable to DP8420A/21A). It is assumed that the reader is already familiar with 68030 and the DP8422A modes of operation.

II. DESCRIPTION OF DESIGN, ALLOWING UP TO 25 MHz OPERATION WITH 2, 3 OR 4 WAIT STATES IN NORMAL ACCESSES AND 1 OR 2 WAIT STATES DURING BURST ACCESSES

This design drives two banks of DRAM, each bank being 32 bits in width, giving a maximum memory capacity of 32 Mbytes (using 4 Mbit x 1 DRAMs). By choosing a different \overline{RAS} and \overline{CAS} configuration mode (See Programming Mode Bits Section of DP8422A Data Sheet) this application can support 4 banks of DRAM, giving a memory capacity of 64 Mbytes (using 4 Mbit x 1 DRAMs, NOTE that when driving 64 Mbytes the timing calculations will have to be adjusted to the greater capacitive load).

The memory banks are interleaved on every four word (32-bit word) boundry. This means that the address bit (A4) is tied to the bank select input of the DP8422A (B1). Address bits A3, 2 are tied to the highest row and column address inputs to support nibble mode burst accesses (using nibble mode DRAMs). Address bits A1, 0 are used to produce the four byte select data strobes, used in byte reads and writes. If the majority of accesses made by the 68030 are sequential, the 68030 can be doing burst accesses most of the time. Each burst of four words can alternate memory banks, allowing one memory bank to be precharging (RAS precharge) while the other bank is being accessed. This is a higher performance memory system then a non-interleaved memory system (bank select on the higher address bits). Each separate memory access to the same memory bank will generally require extra wait states to be inserted into the CPU access cycles to allow for the RAS precharge time

This design supports the 68030 in its synchronous mode of operation. All DRAM accesses are terminated through the 68030 STERM input. The burst mode transfer operations are also supported using the synchronous mode of operation. To support these operations nibble mode DRAMs must be used. Nibble mode DRAMs are necessary to support wrap-around during a burst access.

This application allows 2, 3 or 4 wait states to be inserted in normal synchronous accesses and 1 or 2 wait states to be inserted during burst accesses of the 68030. The number of wait states can be adjusted through the WAITIN input of the

DP8422A and the ADDW input of the PAL®, see the table below (the first two rows of the table can also be seen in the timing simulations that appear at the end of this application

National Semiconductor

Webster (Rusty) Meier Jr. and Joe Tate

Application Note 537

July 1989

note):

w	WAITIN	ADDW	Number of Wait States In	
			Normal Access	Burst Access
	0	0	4	2
	0	1	3	1
	1	0	3	2
	1	1	2	1

The PAL has an input called "EXST" that allows the user to setup the $\overline{\text{STERM}}$ for any other system peripheral to this PAL. This PAL will synchronize $\overline{\text{EXST}}$ to the system clock by gating it with a low logic level on the CLK input (for more information see the PAL equations in Section V). This allows one device to produce $\overline{\text{STERM}}$ to the 68030.

The logic shown in this application note forms a complete 68030 memory sub-system, no other logic is needed. This sub-system automatically takes care of:

- a. Arbitration between Port A, Port B, and refreshing the DRAM;
- b. The insertion of wait states to the processor (Port A and Port B) when needed (i.e, if RAS precharge is needed, refresh is happening during a memory access, the other Port is currently doing an access ... etc.);
- Performing byte writes and reads to the 32-bit words in memory;
- d. Normal and burst access operations.

By making use of the enable input on the 74AS244 buffer, this application can easily be used in a dual access application. The addresses and chip select are tri-stated through this buffer, the write input (WIN), lock input (LOCK), and ECAS0-3 inputs must also be able to be tri-stated (another 74AS244 could be used for this purpose). By multiplexing the above inputs (through the use of the above parts and similar parts for Port B) the DP8422A can be used in a dual access application. If this design is used in a dual access application at 25 MHz the t_{FAC} and t_{CAC} (require RAS and CAS access time required by the DRAM) will have to be recalculated since the time to RAS and CAS is longer for the dual access application (See TIMING Section of this application note).

nterfacing the DP8420A/21A/22A to the 68030 Microprocessor

 $\label{eq:plantwise} PLAN^{\tau_M} \text{ is a trademark of National Semiconductor Corporation.} \\ PAL^{\circledast} \text{ is a registered trademark of and used under license from Monolithic Memories}$

© 1995 National Semiconductor Corporation TL/F/9731

RRD-B30M115/Printed in U. S. A

AN-53

III. 68030 DESIGN, UP TO 25 MHz WITH 2, 3 OR 4 WAIT 2A. Minimum address setup time to ADS low (DP8422A-25 STATES DURING NORMAL ACCESSES AND 1 OR 2 needs 14 ns): WAIT STATES DURING BURST ACCESSES, PROGRAM-40 ns (one clock period) - 20 ns (assumed 68030 max MING MODE BITS time to address valid from CLK high) - 6.2 ns Programming (74AS244 buffer delay max) + 2.5 ns (minimum PAL16R4D combinational output delay) = 16.3 ns Description Bits 2B. Minimum address setup time to CLK high (used in #3B R0 = 1RAS low four clocks, RAS precharge of three calculation below): clocks 40 ns (one clock period) - 20 ns (assumed 68030 max R1 = 1time to address valid from CLK high) - 6.2 ns R2 = 1 DTACK1 is chosen. DTACK low first rising (74AS244 buffer delay max) = 13.8 nsCLK edge after access RAS is low. 3A. Minimum $\overline{\text{CS}}$ setup time to $\overline{\text{ADS}}$ low (DP8422A-25 R4 = 0No WAIT states during burst accesses needs 5 ns): R5 = 016.3 ns (#2A) - 9 ns (max 74AS138 decoder) If $\overline{WAITIN} = 0$, add one clock to \overline{DTACK} . R6 = 0= 7.3 ns WAITIN may be tied high or low in this appli-3B. Minimum \overline{CS} setup time to CLK high (PAL equations cation depending upon the number of wait need 0 ns): states the user desires to insert into the ac-13.8 ns (#2B) - 9 ns (max 74AS138 decoder) cess. = 48 ns R7 = 1 Select DTACK 4. Determining $t_{\mbox{\scriptsize RAC}}$ during a normal access ($\overline{\mbox{\scriptsize RAS}}$ access R8 = 1 Non-Interleaved Mode time needed by the DRAM): R9 = X180 ns (four and one half clock periods to do the access) - 10 ns (PAL16R4D combinational output, ADS) - 29 C0 = XSelect based upon the input "DELCLK" frens (\overline{ADS} to \overline{RAS} low) - 5 ns (68030 data setup time) - 7 C1 = Xquency. Example: if the input clock frequency ns (74F245) = 129 ns. C2 = Xis 20 MHz then choose C0, 1, 2 = 0, 0, 0Therefore the t_{RAC} of the DRAM must be 129 ns or less. (divide by ten, this will give a frequency of 5. Determining t_{CAC} during a normal access (CAS access 2 MHz). If using the DP8422A over 20 MHz do time) and column address access time needed by the an initial divide by two externally and then run DRAM: that output into the DELCLK input and choose the correct divider. 180 ns - 10 ns - 5 ns - 7 ns - 75 ns (ADS to CAS low on DP8422A-25, 50 pF spec) -12 ns [74AS32, 6 ns C3 = Xplus 6 ns extra, taken from lab data on the 74AS32, for C4 = 0RAS groups selected by "B1". This mode aldriving a 22 Ω damping resister and 150 pF of capaci-C5 = 0 lows two RAS outputs to go low during an tance associated with driving 16 DRAM CAS inputs (per C6 = 1access, and allows byte writing in 32-bit CAS output)] = 71 ns. words. Therefore the t_{CAC} of the DRAM must be 71 ns or less. C7 = 1Column address setup time of 0 ns. 6. Determining the nibble mode access time needed during C8 = 1 Row address hold time of 15 ns. a burst access: C9 = 1 Delay CAS during write accesses to one clock 120 ns (three clock periods to do the burst) - 20 ns (one after RAS transitions low half clock period during which CAS is high from the previ-B0 = 1 Fall-thru latches ous access) - 20 ns (the data is sampled on a faling B1 = 1 Access mode 1 clock edge) - 10 ns (PAL16R4D combinational output from CLK input falling edge, $\overline{\rm ENCAS})-12$ ns (74AS32 delay to produce CAS from the $\overline{\rm ENCAS}$ input, see discrip- $\overline{\text{ECASO}} = 0$ $\overline{\text{CAS}}$ not extended beyond $\overline{\text{RAS}}$ 0 = Program with low voltage level tion from #5) - 5 ns (68030 data setup time) - 7 ns 1 = Program with high voltage level (74F245) = 46 ns. X = Program with either high or low voltage level (don't care condition) Therefore the nibble mode access time of the DRAM must be 46 ns or less. IV. 68030 TIMING CALCULATIONS FOR DESIGN AT 7. Maximum time to DTACK2 low (PAL16RD needs 10 ns 25 MHz WITH 4 WAIT STATES DURING THE NORMAL setup to CLK): ACCESSES AND 2 WAIT STATES DURING BURST AC-40 ns (One clock) - 28 ns (DTACK2 low from CLK high CESSES on DP8422A-25) = 12 ns 1. Minimum ADS low setup time to CLOCK high for DTACK 8. Minimum STERM setup time to CLK (0 ns to CLK rising logic to work correctly (DP8422A-25 needs 25 ns): edge is needed by the 68030): 40 ns (one clock period) - 10 ns (PAL16R4D combinational output max) = 30 ns 20 ns (one half clock period) - 10 ns (PAL16R4D combinational output maximum) = 10 ns ** Note: That calculations can be performed for different frequencies and/ or different combinations of wait states by substituting the appropri-

ate values into the above equations.

V. 68030 Design, PAL Equations Written in National Semiconductor PLAN™ Format PAL16R4D BCLK CS AS NC1 DTACK EXST ADDW CLK NC2 GND OE STERM DC NC3 DB DA NC4 ENCAS AREQ VCC IF (VCC) $\overline{\text{AREQ}} = \overline{\text{AS}} * \overline{\text{CS}} * \text{CLK}$ + AREQ * CS * CLK IF (VCC) $\overline{\text{ENCAS}} = \overline{\text{AREQ}} * \overline{\text{CS}} * \text{DC}$ + AREQ * CS * CLK IF (VCC) $\overline{\text{DC}}$ = $\overline{\text{AS}} * \overline{\text{CS}} * \overline{\text{DB}} * \overline{\text{CLK}}$ + $\overline{\text{AS}}$ * $\overline{\text{CS}}$ * $\overline{\text{DC}}$ * CLKIF (VCC) $\overline{\text{STERM}} = \overline{\text{AS}} * \overline{\text{CS}} * \overline{\text{DA}} * \text{DB} * \overline{\text{CLK}} * \overline{\text{ADDW}}$ + \overline{AS} * \overline{CS} * \overline{DTACK} * DB * \overline{CLK} * ADDW + EXST * CLK + STERM * CLK *** ''IF $(\overline{\text{CS}})$ $\overline{\text{STERM}}$ '' could be used if the user desires to wire ''OR'' STERM outputs together from other peripherals. $\overline{\text{DA}}$: = $\overline{\text{AREQ}}$ * $\overline{\text{CS}}$ * $\overline{\text{DTACK}}$ * DB * $\overline{\text{ADDW}}$ $\overline{\text{DB}}$: = $\overline{\text{AREQ}}$ * $\overline{\text{CS}}$ * $\overline{\text{DTACK}}$ * $\overline{\text{DA}}$ * DB * $\overline{\text{ADDW}}$ + AREQ * CS * DTACK * DB * ADDW **KEY: READING PAL EQUATIONS WRITTEN IN PLAN** EXAMPLE EQUATIONS: IF (VCC) $\overline{\text{DC}} = \overline{\text{AS}} * \overline{\text{CS}} * \overline{\text{DB}} * \overline{\text{CLK}}$ + $\overline{\text{AS}}$ * $\overline{\text{CS}}$ * $\overline{\text{DC}}$ * CLK This example reads: the output " $\overline{\text{DC}}$ " will transition low given that one of the following conditions are valid: 1. The input " \overline{AS} " low AND the input " \overline{CS} " is low AND the output "DB" is low and the input "CLK" is low, OR 2. The input " \overline{AS} " is low AND the input " \overline{CS} " is low AND the output "DC" is low and the input "CLK" is high.











AN-537



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.