# Interfacing the DP8420A/21A/22A to the 68000/008/010

# INTRODUCTION

This application note explains interfacing the DP8420A/21A/22A DRAM controller to the 68000. Three different designs are shown and explained. It is assumed that the reader is familiar with the 68000 access cycles and the DP8420A/21A/22A modes of operation. This application note also applies to the 68010.

# **DESIGN #1 DESCRIPTION**

Design #1 is a simple circuit to interface the 68000 to the DP8420A/21A/22A and up to 32 Mbytes of DRAM. The DP8420A/21A/22A is operated in Mode 1. An access cycle begins when the 68000 places a valid address on the address bus and asserts the address strobe (AS). Chip select (CS) is generated by a 74AS138 decoder. If a refresh or Port B access (DP8422A only) is not in progress, the DP8420A/21A/22A will assert the proper RAS depending on the bank select inputs (B0, B1). After guaranteeing the programmed value of row address hold time the DP8420A/21A/22A will switch the DRAM address (Q0-8, 9, 10) to the column address and assert CAS. By this time, the 74AS245's have been enabled and the DRAMs place their data on the data bus. The DP8420A/21A/22A also asserts DTACK which is used to generate DTACK to the 68000 to complete the access.

If a refresh or Port B access had been in progress, the DP8420A/21A/22A would have delayed the 68000's access by inserting wait states into the access cycle until the refresh or Port B access was complete and the programmed amount of precharge time was met. This circuit can run up to 10 MHz with 0 wait states, with two or more banks. For 10 MHz, zero wait states with one bank, see design #2.

Timing parameters are referenced to the numbers shown in the DP8420A/21A/22A data sheet timing parameters. Numbered times starting with a "\$" refer to the DP8420A/21A/22A timing parameters. Numbered times starting with "#" refer to the 68000 data sheet. Equations have been given to allow the user to calculate timing based on his frequency and application. The clock is at 10 MHz, a multiple of 2 MHz, allowing it to be tied directly to DELCLK. If DELCLK is not a multiple of 2 MHz, ADS to CAS must be recalculated.

### DESIGN #1 TIMING AT 10 MHz AND 8 MHz

- Clock Period = Tcp10 = 100 ns @ 10 MHz
  - = Tcp8 = 125 ns @ 8 ns
- \$400b:  $\overline{ADS}$  Asserted Setup to CLK High = Clock Period - CLK High to  $\overline{AS}$  Asserted = Tcp10 - #9 = 100 ns - 55 ns = 45 ns @ 10 MHz = Tcp8 - #9



National Semiconductor Application Note 538 Joe Tate and Rusty Meier May 1989



nterfacing the DP8420A/21A/22A to the 68000/008/010

CS Setup to ADS Asserted \$401 68000 Address to AS Max 74AS138 Decoder #11 - Tphl Max = 20 ns - 9 ns = 11 ns @ 10 MHz #11 - Tphl = 30 ns - 9 ns = 21 ns @ 8 MHz \$407 & \$404: Address Valid Setup to ADS Asserted = 68000 Address to AS Max = #11 Max = 20 ns @ 10 MHz = #11 Max = 30 ns @ 8 MHz ADS Negated Held from CLK High \$405: 68000 CLK High to AS Asserted Min = #10 Min = 0 ns @ 10 MHz = #10 Min = 0 ns @ 8 MHz #47: DTACK Setup Time = 1/2 Clock Period Clock to DTACK Asserted = 1/2 Tcp10 - \$18 = 50 ns - 28 ns = 22 ns @ 10 MHz \*\*Using 8420-25 = 1/2 Tcp8 - \$18 = 62.5 ns - 33 ns = 29.5 ns @ 8 MHz \*\*Using 8420-25 **RAS LOW DURING REFRESH** tRAS = Programmed Clock

Programmed Clock

 [(CLK High to Refresh RAS Asserted)
 (CLK High to Refresh RAS Negated)]

 Tcp10 + Tcp10 - \$55
 100 ns + 100 ns - 6 ns
 **194 ns @ 10 MHz** Tcp8 + Tcp8 - \$55
 125 ns + 125 ns - 6 ns
 **244 ns @ 8 MHz**

**AN-5**38

© 1995 National Semiconductor Corporation TL/F/9732

RRD-B30M115/Printed in U. S. A



Bits	Description	Value
R0, R1	$\overline{RAS}$ Low Time During REFRESH = 2T	R0 = 0
	$\overline{RAS}$ Precharge Time = 2T	R1 = 1
R2, R3	DTACK Generation Modes	R2 = s
	for Non-Burst Accesses	R3 = s
R4, R5	DTACK Generation Modes	R4 = s
	for Burst Accesses	R5 = s
R6	Add Wait States with WAITIN	R6 = s
R7	DTACK Mode Select	R7 = 1
R8	Non Interleaved Mode	R8 = 1
R9	Staggered or All RAS REFRESH	R9 = u
C0, C1, C2	Divisor for DELCLK	C0 = s
		C1 = s
		C2 = s
C3	+ 30 REFRESH	C3 = 0
C4, C5, C6	RAS, CAS Configuration Mode	C4 = u
	*Choose All CAS Mode	C5 = u
		C6 = u
C7	Select 0 ns Column Address Setup	C7 = 1
C8	Select 15 ns Row Address Setup	C8 = 1
C9	CAS is Delayed to the Next Rising CLK Edge During Writes	C9 = 1
B0	The Row/Column Bank Latches Are Fall Through Mode	B0 = 1
B1	Access Mode 1	B1 = 1
ECAS0	CAS Not Extended Beyond RAS	$\overline{\text{ECASO}} = 0$

R2 = 1 R3 = 0 R2 = 1 R3 = 0 R6 = 0 C1 = 0 C2 = 1 C0 = 1 C1 = 0 C2 = 1 C0 = 0R4 = 0R5 = 0R4 = 1

for 0 WAIT STATES for 1 WAIT STATE for 10 MHz

for 8 MHz

R5 = 1

for 0 WAIT STATES during write portion of test and set for 1 WAIT STATE during write portion of test and set









#### **DESIGN #2 DESCRIPTION** \$407 & \$404: Address Valid to ADS Asserted Design #2 differs from Design #1 in that the 68000 can be = Clock Period + 74AS04 Delay Min run up to 12.5 MHz. This design can also run with no wait + 74AS04 Delay Min + 74AS02 states at 10 MHz if only one bank of DRAM is being used. A Delay Min + 74AS02 Delay Min latch must be used with the 68000 address strobe to guar- Clock to ADR Max - 74AS04 Min antee the address setup to ADS asserted requirement of = Tcp12 + TphI + TphI + TphI + TphI the DP8420A/21A/22A. Again, the DP8420A/21A/22A is #6 - Tphl operated in Mode 1. = 80 ns + 1 ns + 1 ns + 1 ns + 1 ns An access cycle begins when the 68000 places a valid ad-- 55 ns - 1 ns dress on the address bus at the beginning of processor = 28 ns @ 12.5 MHz state s1. At processor state s2, the 68000 asserts the address strobe, AS. This signal is qualified with CLK low to set \$405: ADS Negated Held from CLK High a latch. The output of this latch produces the signal ADS to = Min 74AS04 + Min 74AS02 + Min the DP8420A/21A/22A. When the signal $\overline{\text{ADS}}$ is asserted 74AS02 + Min 74AS04 on the DP8420A/21A/22A, the chip will assert RAS. After - Min 74AS04 guaranteeing the row address hold time, the = TphI + TphI + TphI + TphI - TphI 8420A/21A/22A will place the column address to the = 1 ns + 1 ns + 1 ns + 1 ns - 1 nsDRAM address bus. After guaranteeing the column address setup time, the DP8420A/21A/22A will assert CAS. After = 3 ns @ 12.5 MHz time tCAC has passed, the DRAM will place its data on the data bus. The 8420A/21A/22A will assert the DTACK out-# 47: DTACK Setup Time put allowing the bus cycle to end. = 1 Clock Period - CLOCK skew (74AS04) If a refresh of a Port B access had been in progress, the Max Clock to DTACK access would have been delayed by inserting wait states in = Tcp12 - Tphl Max - \$18 the Port A access cycle. = 80 ns - 5 ns - 28 ns DESIGN #2 TIMING AT 12.5 MHz = 47 ns @ 12.5 MHz Clock Period = Tcp12 80 ns @ 12.5 MHz **RAS** LOW DURING REFRESH \$400b: ADS Asserted Setup to CLK High tRAS = Programmed Clock = Clock Period + 1/2 Clock Period – [CLK High to Refresh RAS Asserted) + 74AS04 Delay Min + 74AS04 - (CLK High to Refresh RAS Negated)] Delay Min - Clock to AS Asserted Max - 74AS04 Delay Min - 74AS02 = Tcp12 + Tcp12 - \$55 Delay Max - 74AS02 Delay Max = 80 ns + 80 ns - 6 ns = Tcp12 + $\frac{1}{2}$ Tcp12 + TphI Min = 154 ns @ 12.5 MHz + Tphl Min - #9 - Tphl Min - Tphl Max - Tphl Max **RAS PRECHARGE PARAMETERS** = 80 ns + 40 ns + 1 ns + 1 ns - 55 ns = Programmed Clocks - Clock to AS tRP - 1 ns - 4.5 ns - 4.5 ns Negated - [(AREQ to RAS Negated) = 57 ns @ 12.5 MHz - (CLK to RAS Asserted)] = Tcp12 + Tcp12 - \$50 \$401 CS Setup to ADS Asserted = 80 ns + 80 ns - 16 ns = Clock Period + 74AS04 Delay Min = 144 ns @ 12.5 MHz + 74AS04 Delay Min + 74AS02 Delay Min + 74AS02 Delay Min \$29b: AREQ Negated Setup to CLK - 74AS04 Delay Min - Clock = Clock Period + Min CLOCK to ADR Max - 74AS138 Delay Max Skew 74AS04 - Max 74AS02 = Tcp12 + Tphl Min + Tphl Min Max 74AS02 + TphI Min + TphI Min - TphI Min = Tcp12 + TphI + TphI - TphI - #6 - Tphl Max = 80 ns + 1 ns - 4.5 ns - 4.5 ns = 80 ns + 1 ns + 1 ns + 1 ns + 1 ns - 1 ns - 55 ns - 9 ns = 72 ns @ 12.5 MHz = 19 ns @ 12.5 MHz

# tRAC AND tCAC FOR DRAMs

Timing is supplied for the system shown in Figure 5. (See Figures 6 ). Since systems and DRAM times vary, the user is encouraged to change the following equations to match his system. Timing has been suppiled for systems with 0 wait states and 1 bank of DRAM and 1 wait state and 4 banks of DRAM. If DELCLK is not a multiple of 2 MHz, the times of tRAH and tASC will increase or decrease according to the equations given in the data sheet. The  $\overline{\text{ADS}}$  to  $\overline{\text{RAS}}$  and ADS to CAS will also have to be changed depending on the capacitance of the DRAM array.

## tRAC

```
0 wait states * does not use transceivers *
              = s2 + s3 + s4 + s5 + s6 - 74AS02
tRAC
                Max - 74AS02 Max - Clock to AS
                Max - ADS to RAS - Data Setup
              = 21/2 Tcp12 - TphI - TphI
                - #9 - $402 - #27
              = 200 - 4.5 ns - 4.5 ns - 55 ns
                 - 25 ns - 10 ns
             = 101 ns @ 12.5 MHz **USing 0420
w/Light Load
                                     **Using 8420-25
1 wait state * uses transceivers *
```

```
tRAC
                 = s2 + s3 + s4 + sw + sw + s5 + s6
                     - 74AS02 Max - 7AS02 Max - Clock
                    to \overline{\text{AS}} Max -\overline{\text{ADS}} to \overline{\text{RAS}} - 74AS245
                    Delay - Data Setup
                  = 31/2 Tcp12 - TphI - TphI
                     - #9 - $402 - TphI - #27
                 = 280 ns - 4.5 ns - 4.5 ns - 55 ns
- 29 ns - 7 ns - 10 ns
                 = 170 ns @ 12.5 MHz
```

tCAC

```
0 wait states * does not use transceivers *
tCAC
             = s2 + s3 + s4 + s5 + s6 - 74AS02
                Max - 74AS02 Max - Clock to AS
                Max - ADS Asserted to CAS
                 - Data Setup
             = 21/2 Tcp12 - TphI - TphI - #9
                 - $403a - #27
             = 200 ns - 4.5 ns - 4.5 ns - 55 ns
                 – 75 ns – 10 ns
                                    *Using 8420-25
             = 51 ns @ 12.5 MHz
                                    w/Light Load
```

```
1 wait state * uses transceivers *
tCAC
              = s2 + s3 + s4 + sw + sw + s5 + s6
                  - 74AS02 Max Delay - 74AS02 Max
                 Delay - Clock to \overline{\text{AS}} Max - \overline{\text{ADS}}
                 Asserted to CAS - 74AS245 Data Setup
               = 31/2 Tcp12 - TphI - TphI - #9
                  – $403a – Tphl – #27
               = 280 ns - 4.5 ns - 4.5 ns - 55 ns
                  - 75 ns - 7 ns - 10 ns
              = 124 ns @ 12.5 MHz
```

## **DESIGN #2,0 WAIT STATES DURING WRITE ACCESS**

Design #2 can be modified to allow 0 wait states during writes. To accomplish this, the chip must be programmed with the same value except that bits R2, R3 and R6 are changed to:

DTACK of 0T from RAS R2 = 0

R3 = 0R6 = 0Hold off DTACK 1 extra clock period

The hardware must be modifed. The signal R/W from the 68000 is inverted and tied to the 8420 signal WAITIN. This ensures that a wait state will only be asserted during read accesses (see Figure 6).

0 waits during write access timing

### **RAS** Low Time

```
tRP
             = Max AS Low - 1/2 Clock Period
                - 74AS02 Delay - 74AS02 Delay
                + 74AS02 Delay + 74AS02 Delay
                - [(ADS Asserted to RAS) - (AREQ
               Negated to RAS Negated)]
             = #14 - 1/2 Tcp12 - TphI - TphI + TphI
                + TphI - $52
              = 160 ns - 40 ns - 0 ns
             = 120 ns @ 12.5 MHz
```

CAS Low Time

$$\begin{array}{rl} \text{tCP} & = s2 + s3 + s4 + s5 + s6 - \text{Max CLK} \\ & to \ \overline{\text{AS}} & -74\text{AS02} - 74\text{AS02} - \text{Max} \\ \hline \text{AS to } \overline{\text{CAS}} + \text{Min CLK to } \overline{\text{DS}} \\ & + \text{Min ECAS to CAS} \\ & = 21 \frac{1}{2} \text{ Tcp12} - \#9 - \text{TphI} - \text{TphI} \\ & - \$403a + \#12 + \$14 \\ & = 200 \text{ ns} - 55 \text{ ns} - 4.5 \text{ ns} - 4.5 \text{ ns} \\ & - \$2 \text{ ns} + 0 \text{ ns} + 0 \text{ ns} \end{array}$$

Bits	Description	Value
R0, R1	$\overline{RAS} \text{ Low Time} = 2T$ $\overline{RAS} \text{ Precharge Time} = 2T$	R0 = 0 $R1 = 1$
R2, R3	DTACK Generation Modes for Non-Burst Accesses	R2 = 0 R3 = 1
R4, R5	DTACK Generation Modes for Burst Accesses	R4 = 0 R5 = 1
R6	Add Wait States with WAITIN	R6 = 0
R7	DTACK Mode Select	R7 = 1
R8	Non Interleaved Mode	R8 = 1
R9	Staggered or All RAS REFRESH	R9 = u
C0, C1, C2	Divisor for DELCLK	$\begin{array}{l} C0 = u\\ C1 = u\\ C2 = u \end{array}$
C3	+ 30 REFRESH	C3 = 0
C4, C5, C6	RAS, CAS Configuration Mode *Choose All CAS Mode	C4 = u $C5 = u$ $C6 = u$
C7	Select 15 ns Column Address Setup	C7 = 1
C8	Select 15 ns Row Address Setup	C8 = 1
C9	CAS is Delayed to the Next Rising CLK Edge During Writes	C9 = 1
B0	The Row/Column Bank Latches Are Fall Through Mode	B0 = 1
B1	Access Mode 1	B1 = 1
ECAS0	CAS Not Extended Beyond RAS	ECAS0 =

 $\mathbf{u} = \mathbf{user} \ \mathbf{defined}$ 

\*see previous page for 0 WAIT STATES during writes







<ul> <li>Data Setup</li> <li>21/2 Tcp16</li> </ul>	w + s5 + s6 tCAC blay $-\overline{ADS}$ to $\overline{CAS}$ TphI $-$ \$403a $-$ #27 s $-$ 75 ns $-$ 10 ns	= s4 + sw + sw + sw + sw + s5 + s6 - 74AS74 Delay - ADS to CAS - Data Setup - Transceiver = $31/_2$ Tcp16 - TphI - \$403a - #27 - TphI = 210 ns - 9 ns - 82 ns - 10 ns - 7 ns = 102 ns @ 16 MHz
	Design #3 Programming Bits	
Bits	Description	Value
R0, R1	$\overline{RAS}$ Low Time = 2T $\overline{RAS}$ Precharge Time = 2T	R0 = 0 R1 = 1
R2, R3	DTACK Generation Modes for Non-Burst Accesses	R2 = 1 R3 = 0
R4, R5	DTACK Generation Modes for Burst Accesses	R4 = u R5 = u
R6	Add Wait States with WAITIN	R6 = u
R7	DTACK Mode Select	R7 = 1
R8	Non Interleaved Mode	R8 = 1
R9	Staggered or All RAS REFRESH	R9 = u
C0, C1, C2	Divisor for DELCLK (+8 for 16 MHz)	C0 = 0 C1 = 1 C2 = 0
C3	+ 30 REFRESH	C3 = 0
C4, C5, C6	RAS, CAS Configuration Mode *Choose All CAS Mode	$\begin{array}{c} C4 = u\\ C5 = u\\ C6 = u \end{array}$
C7	Select 15 ns Column Address Setu	IP C7 = 1
C8	Select 15 ns Row Address Setup	C8 = 1
C9	CAS is Delayed to the Next Rising CLK Edge During Writes	C9 = 1
B0	The Row/Column Bank Latches Are Fall Through Mode	B0 = 1
B1	Access Mode 1	B1 = 1
ECAS0	CAS Not Extended Beyond RAS	$\overline{\text{ECAS0}} = 0$







**AN-538** 

Tel: 1(800) 272-9959

Fax: 1(800) 737-7018

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications

Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960