

# Series 32000 Instruction Execution Times

National Semiconductor  
Application Note 555  
August 1988



Series 32000 Instruction Execution Times

## 1.0 GENERAL INFORMATION

This document provides the necessary information to calculate the instruction execution times for the NS32008, NS32016, NS32032 and NS32332 CPUs. The following assumptions are made:

- The entire instruction, with all displacements and immediate operands, is assumed to be present in the instruction queue when needed.
- Interference from instruction prefetches, which is very dependent upon the preceding instruction(s), is ignored. This assumption will tend to affect the timing estimate in an optimistic direction.
- It is assumed that all memory operand transfers are completed before the next instruction begins execution. In the case of an operand of access class rmw in memory, this is pessimistic, as the Write transfer occurs in parallel with the execution of the next instruction.
- It is assumed that there is no overlap between the fetch of an operand and the following sequences of microcode. This is pessimistic, as the fetch of Operand 1 will generally occur in parallel with the effective address calculation of Operand 2, and the fetch of Operand 2 will occur in parallel with the execution phase of the instruction.
- Where possible, the values of operands are taken into consideration when they affect instruction timing, and a range of times is given. Where this is not done, the worst case is assumed.
- Memory accesses are assumed to occur at full speed. Any wait states should be reflected in the calculations of TOPB, TOPW and TOPD.

## 1.1 Definitions

- TEA— The time required to calculate an operand's Effective Address. For a Register or Immediate operand, this includes the fetch of that operand.
- TGET— NS32332 only. The time required to calculate the effective address and fetch the operand.
- TMMU— NS32016 and NS32032 only. The extra clock cycle required for translation of memory addresses if an NS32082 MMU is present.
- TOPB— The time needed to read or write a memory byte.
- TOPW— The time needed to read or write a memory word.
- TOPD— The time needed to read or write a memory double-word.
- TOPI— The time needed to read or write a memory operand, where the operand size is given by the operation length of the instruction. It is always equivalent to either TOPB, TOPW or TOPD.
- TCY— Internal processing overhead, in clock cycles.
- L— Internal processing whose duration depends on the operation length. The number of clock cycles is derived by multiplying this value by the number of bytes in the operation length.
- NCYC— Number of normal bus cycles performed by the CPU to fetch or store an operand. NCYC depends on the bus width as well as the operand size and alignment.

BCYC— NS32332 only. Number of burst bus cycles performed by the CPU to access an operand. Burst cycles can occur during the access of non-aligned operands or for operands larger than the bus size.

## 1.2 Equations for the NS32008, NS32016 and NS32032 CPUs

TEA— TEA values for the various addressing modes are provided in the following table.

TEA Table

Addressing Mode	TEA Value	Notes
IMMEDIATE, ABSOLUTE	4	
EXTERNAL	$11 + 2 * TOPD$	
MEMORY RELATIVE	$7 + TOPD$	
REGISTER	2	
REGISTER RELATIVE, MEMORY SPACE	5	
TOP OF STACK	4 2 3	Access Class Write Access Class Read Access Class RMW
SCALED INDEXED	$T11 + T12$	

T11 = TEA of the basemode except:

- if basemode is REGISTER then  $T11 = 5$
- if basemode is TOP OF STACK then  $T11 = 4$

T12 depends on the scale factor:

- if byte indexing  $T12 = 5$
- if word indexing  $T12 = 7$
- if double-word indexing  $T12 = 8$
- if quad-word indexing  $T12 = 10$

TMMU— If a NS32082 MMU is present then  $TMMU = 1$   
else  $TMMU = 0$

TOPB— If operand is in a register or is immediate then  $TOPB = 0$   
else  $TOPB = 3 + TMMU$

TOPW— If operand is in a register or is immediate then  $TOPW = 0$   
else  $TOPW = (4 + TMMU) * NCYC - 1$

TOPD— If operand is in a register or is immediate then  $TOPD = 0$   
else  $TOPD = (4 + TMMU) * NCYC - 1$

TOPI— If operand is in a register or is immediate then  $TOPI = 0$   
else if  $i = \text{byte}$  then  $TOPI = TOPB$   
else if  $i = \text{word}$  then  $TOPI = TOPW$   
else ( $i = \text{double-word}$ ) then  $TOPI = TOPD$

L— If  $i$  (operation length) = byte then  $L = 1$   
else if  $i = \text{word}$  then  $L = 2$   
else ( $i = \text{double-word}$ )  $L = 4$

TCY—  $TCY = 1$

AN-555

### 1.3 Equations for the NS32332 CPU

TEA— TEA values for the various addressing modes are provided in the following table.

**TEA Table**

Addressing Mode	TEA Value	Notes
IMMEDIATE	0	
ABSOLUTE	2	
EXTERNAL	$6 + 2 * TOPD$	
MEMORY RELATIVE	$4 + TOPD$	
REGISTER	0 2	Class Address or Mode is Index
REGISTER RELATIVE, MEMORY SPACE	2	
TOP OF STACK	3 2	Access Class Write Access Class RMW or Scaled Indexed
SCALED INDEXED	$2 + TI1$	

TGET— TGET values for the various addressing modes are provided in the following table.

**TGET Table**

Addressing Mode	TGET Value	Notes
IMMEDIATE	3 2	First Operand Second Operand
ABSOLUTE	$2 + TOPi$	
EXTERNAL	$6 + 2 * TOPD + TOPi$	
MEMORY RELATIVE	$4 + TOPD + TOPi$	
REGISTER	0	
REGISTER RELATIVE, MEMORY SPACE	$2 + TOPi$	
TOP OF STACK	$1 + TOPi$ $2 + TOPi$	Access Class Read Access Class RMW or Scaled Indexed
SCALED INDEXED	$2 + TI1 + TOPi$	

TI1— TEA of the base mode

TOPB— If operand is in a register or is immediate then  
 $TOPB = 0$  else  $TOPB = 3$

TOPW— If operand is in a register or is immediate then  
 $TOPW = 0$   
 else  $TOPW = 3 * NCYC + 2 * BCYC$

TOPD— If operand is in a register or is immediate then  
 $TOPD = 0$   
 else  $TOPD = 3 * NCYC + 2 * BCYC$

TOPi— If operand is in a register or is immediate then  
 $TOPi = 0$   
 else if  $i = \text{byte}$  then  $TOPi = TOPB$   
 else if  $i = \text{word}$  then  $TOPi = TOPW$   
 else ( $i = \text{double-word}$ ) then  $TOPi = TOPD$

L— If  $i$  (operation length) = byte then  $L = 1$   
 else if  $i = \text{word}$  then  $L = 2$   
 else ( $i = \text{double-word}$ )  $L = 4$

TCY—  $TCY = 1$

### 1.4 Calculation of Total Execution Time ( $T_{eff}$ )

$T_{eff}$  is obtained by performing the following steps:

1. Find the desired instruction in the tables.
2. Calculate the values of TEA, TOPB, etc. using the numbers in the tables and the equations given on the previous sections.
3. The result derived by adding together these values is the execution time ( $T_{eff}$ ) in clock cycles.

### 1.5 Notes on Table Use

Values in the #TEA column indicate the number of effective addresses to be calculated. If the value in this column is less than the number of general operands in the instruction, this is because one or both operands are in registers and that instruction has an optimized form which eliminates TEA for such operands.

In the L column, multiply the entry by the operation length in bytes (1, 2 or 4).

In the TCY column, special notations sometimes appear:

$n1 \rightarrow n2$  means  $n1$  minimum,  $n2$  maximum

$n1\%n2$  means that the instruction flushes the instruction queue after  $n1$  clock cycles and nonsequentially fetches the next instruction. The value  $n2$  indicates the number of clock cycles for the internal execution of the instruction (including  $n1$ ).

The effective number of cycles (TCY) must take into account the time ( $T_{fetch}$ ) required to fetch the portion of the next instruction including the basic encoding and the index bytes. This time depends on the size and alignment of this portion as well as the bus width.

If only one memory cycle is required, then:

$$TCY = n1 + 5 + T_{fetch} \quad (\text{NS32332})$$

$$TCY = n1 + 6 + T_{fetch} \quad (\text{NS32008, NS32016, NS32032})$$

If more than one memory cycle is required, then:

$$TCY = n1 + 4 + T_{fetch} \quad (\text{NS32332})$$

$$TCY = n1 + 5 + T_{fetch} \quad (\text{NS32008, NS32016, NS32032})$$

In the notes column, notations held within angle brackets  $< >$  indicate alternatives in the operand addressing modes which affect the execution time. A table entry which is affected by the operand addressing may have multiple values, corresponding to the alternatives. This addressing notations are:

- $<I>$  Immediate
- $<R>$  CPU Register
- $<M>$  Memory
- $<F>$  FPU Register, either 32 or 64 Bits
- $<x>$  Any Addressing Mode
- $<ab>$   $a$  and  $b$  represent the addressing modes of operands 1 and 2 respectively. Both  $a$  and  $b$  can be any addressing mode. (e.g.,  $<MR>$  means memory to CPU register).

**Note:** Unless otherwise specified the TCY value for immediate addressing is the same as for CPU register addressing.

### 1.6 Example of Table Usage for the NS32016

Calculate  $T_{eff}$  for the instruction:

CMPW R0, TOS

Operand 1 is in a register; Operand 2 is in memory. This means that we must use the table values corresponding to the <xM> case as given in the Notes column.

Only the #TEA, #TOPI and TCY columns have values assigned for the CMPI instruction. Therefore, they are the only ones that need to be calculated to find  $T_{eff}$ . The blank columns are irrelevant to this instruction.

The #TEA column contains 2 for the <xM> case. This means that effective address times have to be calculated for both operands. (For the <MR> case, the Register operand would have required no TEA time, therefore only the Memory operand TEA would have been necessary.) From the equations:

$$\begin{aligned} \text{TEA (Register mode)} &= 2, \\ \text{TEA (Top of Stack mode, access class read)} &= 2, \\ \text{Total TEA} &= 2 + 2 = 4. \end{aligned}$$

The #TOPI column represents potential operand transfers to or from memory. For a Compare instruction, each operand is read once, for a total of two operand transfers.

$$\begin{aligned} \text{TOPI (Word, Register)} &= 0, \\ \text{TOPI (Word, TOS)} &= 3 \text{ (assuming the operand aligned and no MMU)} \\ \text{Total TOPI} &= 3 \end{aligned}$$

TCY is the time required for internal operation within the CPU. The TCY value for this case is 3.

$$T_{eff} = \text{TEA} + \text{TOPI} + \text{TCY} = 4 + 3 + 3 = 10 \text{ machine cycles.}$$

If the CPU is running at 10 MHz then a machine cycle (clock cycle) is 100 ns. Therefore, this instruction would have  $10 \times 100$  ns, or 1.0  $\mu$ s, to execute.

#### 1.7 Example of Table Usage for the NS32332

Calculate  $T_{eff}$  for the instruction:

CBITB R0, TOS

Operand 1 is in a register; Operand 2 is in memory. This means that we must use the table values corresponding to the <xM> case as given in the Notes column (<xM> meaning "anything to memory").

Only the #TEA, #TGET, #TOPB and TCY columns have values assigned for the CBITi instruction. Therefore, they are the only ones that need to be calculated to find  $T_{eff}$ . The blank columns are irrelevant to this instruction.

The #TEA column contains 1 for the <xM> case. (For the <MR> case, the Register operand would have required no TEA time, therefore only the Memory operand TEA would have been necessary). From the equations:

$$\text{TEA (Top of Stack mode, RMW access class)} = 2$$

The #TGET column contains 1. TGET in this case represents the time required to calculate the address of the first operand and to fetch its value. From the equations:

$$\text{TGET (Register Addressing Mode)} = 0$$

The #TOPB column represents potential operand transfers to or from memory. For the CBITB R0, TOS the second operand is first read and then is written back to memory, for a total of two operand transfers:

$$\begin{aligned} \text{TOPB (BYTE, TOS)} &= 3 \\ \text{Total TOPB} &= 6 \end{aligned}$$

TCY is the time required for internal operation within the CPU. The TCY value for this case is 17.

$$T_{eff} = \text{TEA} + \text{TGET} + \text{TOPB} + \text{TCY} = 2 + 0 + 6 + 17 = 25 \text{ Machine Cycles.}$$

If the CPU is running at 15 MHz then a machine cycle (clock cycle) is 66.6 ns. Therefore, this instruction would take  $25 \times 66.6$  ns, or 1.6  $\mu$ s, to execute.

#### 2.0 EXECUTION TIMES FOR THE NS32008, NS32016 AND NS32032 CPUs

The following tables provide the execution timing information for the basic and memory management instructions as well as the floating-point instructions when the NS32081 floating-point unit is used.

The additional parameters, used in the floating-point execution timing table, are described below.

S— This parameter is related to the floating-point operand and size as follows:

Standard Floating (32 bits): S = 0

Long Floating (64 bits): S = 1

Tf— The time required to transfer 32 bits of a floating-point value to or from the Floating-Point Unit.

Tf = 4 always.

Ti— The time required to transfer an integer value to or from the Floating-Point Unit.

Byte: Ti = 2

Word: Ti = 2

Double-Word: Ti = 4

**2.1 Basic and Memory Management Instructions: NS32008, NS32016 and NS32032**

Mnemonic	#TEA	#TOPB	#TOPW	#TOPD	#TOPI	L	TCY	Notes
ABSi	2 2	— —	— —	— —	2 2	— —	9 8	SCR < 0 SCR > 0
ACBi	1 1 — —	— — — —	— — — —	— — — —	2 2 — —	— — — —	16 15%20 18 17%22	<M> no branch <M> branch <R> no branch <R> branch
ADDi	2 1 0	— — —	— — —	— — —	3 1 0	— — —	3 4 4	<xM> <MR> <RR>
ADDCi	2 1 0	— — —	— — —	— — —	3 1 0	— — —	3 4 4	<xM> <MR> <RR>
ADDPi	2 2	— —	— —	— —	3 3	— —	16 18	no carry carry
ADDQi	1 0	— —	— —	— —	2 0	— —	6 4	<M> <R>
ADDR	2 1	— —	— —	1 0	— —	— —	2 3	<xM> <xR>
ADJSPi	1	—	—	—	1	—	6	
ANDi	2 1 0	— — —	— — —	— — —	3 1 0	— — —	3 4 4	<xM> <MR> <RR>
ASHi	2	1	—	—	2	—	14 → 45	
Bcond	— —	— —	— —	— —	— —	— —	7 6%10	no branch branch
BICi	2 1 0	— — —	— — —	— — —	3 1 0	— — —	3 4 4	<xM> <MR> <RR>
BICPSRB	1	1	—	—	—	—	18%22	
BICPSRW	1	—	1	—	—	—	30%34	
BISPSRB	1	1	—	—	—	—	18%22	
BISPSRW	1	—	1	—	—	—	30%34	
BPT	—	—	4	3	—	—	40	
BR	—	—	—	—	—	—	6%10	
BSR	—	—	—	1	—	—	6%16	
CASEi	1	—	—	—	1	—	4%9	
CBITi	2 1	2 0	— —	— —	1 1	— —	15 7	<xM> <xR>
CBITli	2 1	2 0	— —	— —	1 1	— —	15 7	<xM> <xR>
CHECKi	2 2 2	— — —	— — —	— — —	3 3 3	— — —	7 10 11	high low ok
CMPi	2 1 0	— — —	— — —	— — —	2 1 0	— — —	3 3 3	<xM> <MR> <RR>
CMPMi	2	—	—	—	2 * n	—	9 * n + 24	n = # of elements in block

**2.1 Basic and Memory Management Instructions: NS32008, NS32016 and NS32032 (Continued)**

Mnemonic	#TEA	#TOPB	#TOPW	#TOPD	#TOPI	L	TCY	Notes
CMPQi	1 0	— —	— —	— —	1 0	— —	3 3	<M> <R>
CMPSi	—	—	—	—	2 * n	—	35 * n + 53	n = # of elements, not Translated
CMPST	—	n	—	—	2 * n	—	38 * n + 53	Translated
COMi	2	—	—	—	2	—	7	
CVTP	2	—	—	1	—	—	7	
CXP	—	—	3	4	—	—	16%21	
CXPD	1	—	3	3	—	—	13%18	
DEli	2 1	— —	— —	— —	5 1	16 16	38 31	<xM> <xR>
DIA	—	—	—	—	—	—	3%7	
DIVi	2	—	—	—	3	16	58 → 68	
ENTER	—	—	—	n + 1	—	—	4 * n + 18	n = # of general registers saved
EXIT	—	—	—	n + 1	—	—	5 * n + 17	n = # of general registers restored
EXTi	2 2	— —	— —	1 —	1 1	— —	19 → 29 17 → 51	field in memory field in register
EXTSi	2	—	—	1	1	—	26 → 36	
FFSi	2	2	—	—	1	24	24 → 28	
FLAG	— —	— —	0 4	0 3	— —	— —	6 44	no trap trap
IBITi	2 1	2 0	— —	— —	1 —	— —	17 9	<xM> <xR>
INDEXi	2	—	—	—	2	16	25	
INSi	2 1	— —	— —	2 —	1 1	— —	29 → 39 28 → 96	field in memory field in register
INSSi	2	—	—	2	1	—	39 → 49	
JSR	1	—	—	1	1	—	5%15	
JUMP	1	—	—	—	—	—	2%6	
LMR	1	—	—	—	1	—	30%34	
LPRI	1	—	—	—	1	—	19 → 33	
LSHi	2	1	—	—	2	—	14 → 45	
MEli	2	—	—	—	4	16	23	
MODi	2	—	—	—	3	16	54 → 73	
MOVi	2 1 0	— — —	— — —	— — —	2 1 0	— — —	1 3 3	<xM> <MR> <RR>
MOVMi	2	—	—	—	2 * n	—	3 * n + 20	n = # of elements in block
MOVQi	1 0	— —	— —	— —	1 0	— —	2 3	<M> <R>
MOVSi	— —	— —	— —	— —	2 * n 2 * n	— —	13 * n + 18 24 * n + 54	n = # of elements no options B, W and/or U option in effect
MOVST	—	n	—	—	2 * n	—	27 * n + 54	Translated

**2.1 Basic and Memory Management Instructions: NS32008, NS32016 and NS32032 (Continued)**

Mnemonic	# TEA	# TOPB	# TOPW	# TOPD	# TOPi	L	TCY	Notes
MOVSUi	2	—	—	—	2	—	33%37	
MOVUSi	2	—	—	—	2	—	33%37	
MOVXBD	2	1	—	1	—	—	6	
MOVXBW	2	1	1	—	—	—	6	
MOVXWD	2	—	1	1	—	—	6	
MOVZBD	2	1	—	1	—	—	5	
MOVZBW	2	1	1	—	—	—	5	
MOVZWD	2	—	1	1	—	—	5	
MULi	2	—	—	—	3	16	15	
NEGi	2	—	—	—	2	—	5	
NOP	—	—	—	—	—	—	3	
NOTi	2	—	—	—	2	—	5	
Ori	2	—	—	—	3	—	3	<xM>
	1	—	—	—	1	—	4	<MR>
	0	—	—	—	0	—	4	<RR>
QUOi	2	—	—	—	3	16	49 → 55	
RDVAL	1	1	—	—	—	—	21	
REMi	2	—	—	—	3	16	57 → 62	
RESTORE	—	—	—	n	—	—	5 * n + 12	n = # of general registers restored
RET	—	—	—	1	—	—	2%8	
RETI	—	1	3	3	—	—	39%45	
RETT	—	—	2	2	—	—	35%41	
ROTi	2	1	—	—	2	—	14 → 45	
RXP	—	—	1	2	—	—	2%6	
Scondi	1	—	—	—	1	—	9	No Branch Branch
	1	—	—	—	1	—	10	
SAVE	—	—	—	n	—	—	4 * n + 13	n = # of general registers saved
SBITi	2	2	—	—	1	—	15	<xM>
	1	0	—	—	1	—	7	<xR>
SBITli	2	2	—	—	1	—	15	<xM>
	1	0	—	—	1	—	7	<xR>
SETCFG	—	—	—	—	—	—	15	
SKPSi	—	—	—	—	n	—	27 * n + 51	n = # of elements, not Translated
SKPST	—	n	—	—	n	—	30 * n + 51	Translated
SMR	1	—	—	—	1	—	25	
SPRi	1	—	—	—	1	—	21 → 27	
SUBi	2	—	—	—	3	—	3	<xM>
	1	—	—	—	1	—	4	<MR>
	0	—	—	—	0	—	4	<RR>
SUBCi	2	—	—	—	3	—	3	<xM>
	1	—	—	—	1	—	4	<MR>
	0	—	—	—	0	—	4	<RR>

**2.1 Basic and Memory Management Instructions: NS32008, NS32016 and NS32032 (Continued)**

Mnemonic	#TEA	#TOPB	#TOPW	#TOPD	#TOPi	L	TCY	Notes
SUBPi	2	—	—	—	3	—	16	no carry carry
	2	—	—	—	3	—	18	
SVC	—	—	4	3	—	—	40	
TBITi	2	1	—	—	1	—	14	<xM> <xR>
	1	0	—	—	1	—	4	
WAIT	—	—	—	—	—	—	6 → ?	? = until an interrupt/reset
WRVAL	1	1	—	—	—	—	21	
XORi	2	—	—	—	3	—	3	<xM> <MR> <RR>
	1	—	—	—	1	—	4	
	0	—	—	—	0	—	4	

**2.2 Floating-Point Instructions: NS32008, NS32016 and NS32032 with NS32081 FPU**

Mnemonic	#TEA	#TOPD	#TOPi	#Ti	#Tf	TCY	Notes
MOVf	2	2 + 2 * S	—	—	2 + 2 * S	23	<MM> <FF> <MF> <FM>
	—	—	—	—	—	27	
	1	1 + S	—	—	1 + S	23	
	—	1 + S	—	—	1 + S	27	
ADDf, SUBf	2	3 + 3 * S	—	—	3 + 3 * S	70	<MM> <FF> <MF> <FM>
	—	—	—	—	—	74	
	1	1 + S	—	—	1 + S	70	
	1	2 + 2 * S	—	—	2 + 2 * S	70	
MULf	2	3 + 3 * S	—	—	3 + 3 * S	44 + 14 * S	<MM> <FF> <MF> <FM>
	—	—	—	—	—	48 + 14 * S	
	1	1 + S	—	—	1 + S	44 + 14 * S	
	1	2 + 2 * S	—	—	2 + 2 * S	44 + 14 * S	
DIVf	2	3 + 3 * S	—	—	3 + 3 * S	85 + 30 * S	<MM> <FF> <MF> <FM>
	—	—	—	—	—	89 + 30 * S	
	1	1 + S	—	—	1 + S	85 + 30 * S	
	1	2 + 2 * S	—	—	2 + 2 * S	85 + 30 * S	
ABSf, NEGf	1	2 + 2 * S	—	—	2 + 2 * S	20	<MM> <FF> <MF> <FM>
	—	—	—	—	—	24	
	1	1 + S	—	—	1 + S	20	
	—	1 + S	—	—	1 + S	24	
CMPf	2	2 + 2 * S	—	—	2 + 2 * S	45	<MM> <FF> <MF> <FM>
	—	—	—	—	—	49	
	1	1 + S	—	—	1 + S	45	
	1	1 + S	—	—	1 + S	45	
MOVLf	1	3	—	—	3	23	<MM> <FF> <MF> <FM>
	—	—	—	—	—	27	
	1	2	—	—	2	23	
	—	1	—	—	1	27	
MOVFL	1	3	—	—	3	22	<MM> <FF> <MF> <FM>
	—	—	—	—	—	26	
	1	1	—	—	1	22	
	—	2	—	—	2	26	
MOVif	1	1 + S	1	1	1 + S	53	<MM> <MF>
	1	—	1	1	—	53	
ROUNDfi, TRUNCfi, FLOORfi	1	1 + S	1	1	1 + S	53	<MM> <FM>
	—	—	1	1	—	66	
SFSR	—	1	—	—	1	13	
LFSR	1	1	—	—	1	18	

### 3.0 EXECUTION TIMES FOR THE NS32332 CPU

The NS32332 execution times are provided in this section. The table for the basic and memory management instructions is similar to the one given in section 2.1. The only differences consist in the addition of the TGET parameter and the differentiation, in the MMU instructions, between the 32-bit and 16-bit slave protocols used by the NS32382 and NS32082 respectively.

The table for the floating-point instructions is significantly different from the one provided in section 2.2. This table provides only the portion of the total execution time required by the CPU to decode the instruction as well as to fetch and store the operands. The FPU execution times are totally dependent on the floating-point unit being used.

The CPU portion of the total execution time is divided into three parts:

1. Pre-Slave Execution Time.

The time required by the CPU to decode the instruction and transfer the operands to the FPU.

2. In-Parallel-To-Slave Execution Time.

Includes the time required to calculate the destination address.

This time should not be included in the calculation of the total execution time, unless it is greater than the FPU execution time.

3. Post-Slave Execution Time.

The time required to read and store the result (if any) and to complete the instruction.

Two additional parameters are also defined: Tfx and Tfy. Both of them represent the time required to transfer an operand from the CPU to the slave. The time needed to transfer a result from the slave to the CPU is included in the TCY column in the post-slave execution portion.

The reason for defining Tfx and Tfy is that the operand transfer time may be different depending upon the instruction being executed as well as whether it is the first or the second operand. Tfx and Tfy are provided in the following tables.

**Tfx TABLE**

Addressing Mode and Operand Size	Tfx Value	Slave Protocol
REGISTER	0	
IMM FLOAT	2 4	32-Bit 16-Bit
IMM LONG	4 8	32-Bit 16-Bit
MEM FLOAT	3 5	32-Bit 16-Bit
MEM LONG	6 + TOPD 10 + TOPD	32-Bit 16-Bit

**Tfy TABLE**

Addressing Mode and Operand Size	Tfy Value	Slave Protocol
REGISTER	0	
IMM FLOAT	2 4	32-Bit 16-Bit
IMM LONG	6 10	32-Bit 16-Bit
MEM FLOAT	2 4	32-Bit 16-Bit
MEM LONG	6 + TOPD 10 + TOPD	32-Bit 16-Bit



3.1 Basic and Memory Management Instruction: NS32332									
Mnemonic	#TEA	#TGET	#TOPB	#TOPW	#TOPD	#TOPI	L	TCY	Notes
ABSi	1	1	—	—	—	1	—	7	<xM> SRC > 0
	1	1	—	—	—	1	—	8	<xM> SRC < 0
	—	1	—	—	—	—	—	9	<xR> SRC > 0
	—	1	—	—	—	—	—	10	<xR> SRC < 0
ACBi	—	1	—	—	—	1	—	7	<M> No Branch
	—	1	—	—	—	1	—	7%8	<M> Branch
	—	—	—	—	—	—	—	9	<R> No Branch
	—	—	—	—	—	—	—	7%10	<R> Branch
ADDi	—	2	—	—	—	1	—	4	<xM>
	—	1	—	—	—	—	—	4	<xR>
ADDCi	—	2	—	—	—	1	—	4	<xM>
	—	1	—	—	—	—	—	4	<xR>
ADDPi	—	2	—	—	—	1	—	20	No Carry
	—	2	—	—	—	1	—	21	Carry
ADDQi	—	1	—	—	—	1	—	4	<M>
	—	—	—	—	—	—	—	4	<R>
ADDR	2	—	—	—	—	1	—	1	<xM>
	2	—	—	—	—	—	—	3	<xR>
ADJSPi	—	1	—	—	—	—	—	8	
ANDi	—	2	—	—	—	1	—	4	<xM>
	—	1	—	—	—	—	—	4	<xR>
ASHi	—	2	—	—	—	1	—	7	N = Number of Shifts
	—	1	—	—	—	—	—	8	<xM> N = 0
	—	2	—	—	—	1	—	11 + N	<xR> N = 0
	—	1	—	—	—	—	—	12 + N	<xM> N > 0
	—	2	—	—	—	1	—	12 +  N	<xR> N > 0
	—	1	—	—	—	—	—	13 +  N	<xM> N < 0
Bcond	—	—	—	—	—	—	—	7	No Branch
	—	—	—	—	—	—	—	5%8	Branch
BICi	—	2	—	—	—	1	—	4	<xM>
	—	1	—	—	—	—	—	4	<xR>
BICPSRB	—	1	—	—	—	—	—	14	
BICPSRW	—	1	—	—	—	—	—	14	No PSR(U)
	—	1	—	—	—	—	—	13%16	PSR(U)
BISPSRB	—	1	—	—	—	—	—	14	
BISPSRW	—	1	—	—	—	—	—	14	No PSR(U)
	—	1	—	—	—	—	—	13%16	PSR(U)
BPT	—	—	—	4	3	—	—	31	
BR	—	—	—	—	—	—	—	2%5	
BSR	—	—	—	—	1	—	—	5%7	
CASEi	—	1	—	—	—	—	—	6%9	
CBITi	1	1	2	—	—	—	—	16	<xM>
	—	1	—	—	—	—	—	7	<xR>
CBITli	1	1	3	—	—	—	—	17	<xM>
	—	1	—	—	—	—	—	7	<xR>
CHECKi	1	1	—	—	—	1	—	10	High
	1	1	—	—	—	2	—	19	Low
	1	1	—	—	—	2	—	20	O.K.

### 3.1 Basic and Memory Management Instruction: NS32332 (Continued)

Mnemonic	#TEA	#TGET	#TOPB	#TOPW	#TOPD	#TOPI	L	TCY	Notes
CMPI	— —	2 2	— —	— —	— —	— —	— —	3 5	<xM>, <xR> <xl>
CMPMi	2 2 2	— — —	— — —	— — —	— — —	2n 2n 2n	— — —	8 * n + 19 8 * n + 22 8 * n + 23	n = Number of Compares i = B i = W i = D
CMPQi	—	1	—	—	—	—	—	3	
CMPSi	— —	— —	— —	— —	— —	2n —	— —	35 * n + (56 → 64) 15	n = Number of Elements n > 0 n = 0 (No Elements)
CMPST	— —	— —	n —	— —	— —	2n —	— —	40 * n + (57 → 65) 15	n = Number of Elements n > 0 n = 0
COMi	1 —	1 1	— —	— —	— —	1 —	— —	6 8	<xM> <xR>
CVTP	2 2	— —	— —	— —	1 —	— —	— —	4 6	<M> <R>
CXP	—	—	—	3	4	—	—	15	(Till flush Queue 9 cyc. + 2 TOPW + 2 TOPD).
CXPD	1	—	—	3	3	—	—	13	(Till flush Queue 7 cyc. + 2 TOPW + 1 TOPD).
DEli	— —	2 1	— —	— —	— —	3 —	16 16	26 → 27 31 → 33	<xM> <xR>
DIA	—	—	—	—	—	—	—	2%5	
DIVi	— —	2 1	— —	— —	— —	1 —	16 16	49 → 56 50 → 57	<xM> <xR>
ENTER	— —	— —	— —	— —	1 n + 1	— —	— —	9 n + 13	n = Number of Registers Saved n = 0 n > 0
EXIT	— —	— —	— —	— —	1 n + 1	— —	— —	5 3 * n + 6	n = Number of Registers Saved n = 0 n > 0
EXTi	2 2  1 1	— —  — —	— —  — —	— —  — —	1 1  — —	1 1  1 1	— —  — —	18 20 + (Offset MOD 8)  13 15 + (Offset MOD 32)	Field in Memory (Offset MOD 8) = 0 (Offset MOD 8) > 0  Field in Register (Offset MOD 32) = 0 (Offset MOD 32) > 0
EXTSi	1 1 1 1	1 1 1 1	— — — —	— — — —	— — — —	— — 1 1	— — — —	21 23 + (Offset MOD 8) 19 21 + (Offset MOD 8)	<xR> (Offset MOD 8) = 0 <xR> (Offset MOD 8) > 0 <xM> (Offset MOD 8) = 0 <xM> (Offset MOD 8) > 0
FFSi	— —  — —	2 2  2 2	— —  — —	— —  — —	— —  — —	1 1  1 1	— —  — —	17 20 + Offset  (24 → (21 + 24 * i)) ((27 + Offset) → → (24 + 24 * i - 2 * Offset))	<xM> '1' Not Found Offset = 0 Offset > 0  <xM> '1' Found Offset = 0 Offset > 0

### 3.1 Basic and Memory Management Instruction: NS32332 (Continued)

Mnemonic	#TEA	#TGET	#TOPB	#TOPW	#TOPD	#TOPI	L	TCY	Notes
FFSi (Continued)	—	1	—	—	—	—	—	18	<xR> '1' Not Found Offset = 0 Offset > 0  <xR> '1' Found Offset = 0 Offset > 0
	—	1	—	—	—	—	—	21 + Offset	
	—	1	—	—	—	—	—	25 → (22 + 24 * i)	
	—	1	—	—	—	—	—	((28 + Offset) → → (25 + 24 * i - 2 * Offset))	
FLAG	—	—	—	—	—	—	—	6	No Trap Trap
	—	—	—	4	3	—	—	35	
IBITi	1	1	2	—	—	—	—	18	<xM> <xR>
	—	1	—	—	—	—	—	9	
INDEXi	—	2	—	—	—	—	—	83	
INSi	1	1	—	—	2	—	—	29	Field in Memory (Offset MOD 8) = 0 (Offset MOD 8) > 0  Field in Register (Offset MOD 32) = 0 (Offset MOD 32) > 0
	1	1	—	—	2	—	—	35 + 2 * (Offset MOD 8)	
	—	1	—	—	—	—	—	23	
	—	1	—	—	—	—	—	29 + 2 * (Offset MOD 32)	
INSSi	—	2	—	—	1	—	—	29	Field In Memory (Offset MOD 8) = 0 (Offset MOD 8) > 0  Field In Register (Offset MOD 8) = 0 (Offset MOD 8) > 0
	—	2	—	—	1	—	—	35 + 2 * (Offset MOD 8)	
	—	1	—	—	—	—	—	31	
	—	1	—	—	—	—	—	37 + 2 * (Offset MOD 8)	
JSR	1	—	—	—	1	—	—	4%6	
JUMP	1	—	—	—	—	—	—	1%4	
LMR	—	1	—	—	—	—	—	14%18	NS32082 MMU NS32382 MMU
	—	1	—	—	—	—	—	13%17	
LPRI	—	1	—	—	—	—	—	10	UPSR PSR No PSR
	—	1	—	—	—	—	—	17%20	
	—	1	—	—	—	—	—	18	
LSHi	—	2	—	—	—	1	—	7	N = Number of Shifts <xM> N = 0 <xR> N = 0 <xM> N > 0 <xR> N > 0 <xM> N < 0 <xR> N < 0
	—	1	—	—	—	—	—	8	
	—	2	—	—	—	1	—	11 + N	
	—	1	—	—	—	—	—	12 + N	
	—	2	—	—	—	1	—	12 +  N	
	—	1	—	—	—	—	—	13 +  N	
MEIi	—	2	—	—	—	2	16	17	<xM> <xR>
	—	1	—	—	—	—	16	20	
MODi	—	2	—	—	—	1	16	46 → 49,	<xM> Remainder = 0 <xM> Remainder < > 0 <xR> Remainder = 0 <xR> Remainder < > 0
	—	2	—	—	—	1	16	56 → 63	
	—	1	—	—	—	—	16	45 → 50,	
	—	1	—	—	—	—	16	57 → 64	
MOVi	1	1	—	—	—	1	—	1	<xM> <xR>
	—	1	—	—	—	—	—	3	
MOVMI	2	—	—	—	—	2n	—	19 + 2 * n,	n = Number of Elements in Block i = B i = W i = D
	2	—	—	—	—	2n	—	22 + 2 * n,	
	2	—	—	—	—	2n	—	23 + 2 * n	

3.1 Basic and Memory Management Instruction: NS32332 (Continued)									
Mnemonic	#TEA	#TGET	#TOPB	#TOPW	#TOPD	#TOPI	L	TCY	Notes
MOVQi	1 —	— —	— —	— —	— —	1 —	—	1 3	<M> <R>
MOVSi	— — —	— — —	— — —	— — —	— — —	2n 2n —	— — —	12 * n + (30 → 35) 28 * n + (62 → 70) 12	n = Number of Elements No Options B, W and/or U Options in Effect No Elements
MOVST	— —	— —	n —	— —	— —	2n —	— —	33 * n + (63 → 71) 12	n = Number of Elements B, W and/or U Options in Effect No Elements
MOVSi	2	—	—	—	—	2	—	19	
MOVUSi	2	—	—	—	—	2	—	19	
MOVXBD	1 —	1 1	— —	— —	1 —	— —	— —	5 7	<xM> <xR>
MOVXBW	1 —	1 1	— —	1 —	— —	— —	— —	5 7	<xM> <xR>
MOVXWD	1 —	1 1	— —	— —	1 —	— —	— —	5 7	<xM> <xR>
MOVZBD	1 —	1 1	— —	— —	1 —	— —	— —	4 6	<xM> <xR>
MOVZBW	1 —	1 1	— —	1 —	— —	— —	— —	4 6	<xM> <xR>
MOVZWD	1 —	1 1	— —	— —	1 —	— —	— —	4 6	<xM> <xR>
MULi	— —	2 1	— —	— —	— —	1 —	16 16	11 12	<xM> <xR>
NEGi	1 —	1 1	— —	— —	— —	1 —	— —	4 6	<xM> <xR>
NOP	—	—	—	—	—	—	—	3	
NOTi	1 —	1 1	— —	— —	— —	1 —	— —	4 6	<xM> <xR>
ORi	— —	2 1	— —	— —	— —	1 —	— —	4 4	<xM> <xR>
QUOi	— —	2 1	— —	— —	— —	1 —	16 16	41 → 47 42 → 48	<xM> <xR>
RDVAL	1 1	— —	1 1	— —	— —	— —	— —	30 25	NS32082 MMU NS32382 MMU
REMi	— —	2 1	— —	— —	— —	1 —	16 16	45 → 51 46 → 52	<xM> <xR>
RESTORE	— —	— —	— —	— —	— n	— —	— —	5 3 * n + 6	n = Number of Registers Restored n = 0 n > 0
RET	—	—	—	—	1	—	—	5%5	
RETI	— —	— —	1 2	2 2	2 3	— —	— —	32 33	Non Cascaded Cascaded

### 3.1 Basic and Memory Management Instruction: NS32332 (Continued)

Mnemonic	#TEA	#TGET	#TOPB	#TOPW	#TOPD	#TOPI	L	TCY	Notes
RETT	—	—	—	2	2	—	—	22	(Till flush Queue 14 cyc. + 2 TOPW + 1 TOPD)
ROTi	—	2	—	—	—	1	—	7	N = Number of Shifts <M> N = 0 <R> N = 0 <M> N > 0 <R> N > 0 <M> N < 0 <R> N < 0
	—	1	—	—	—	—	—	8	
	—	2	—	—	—	1	—	11 + N	
	—	1	—	—	—	—	—	12 + N	
	—	2	—	—	—	1	—	12 + N	
	—	1	—	—	—	—	—	13 + N	
RXP	—	—	—	1	2	—	—	6	(Till flush Queue 2 + TOPD)
Scondi	1	—	—	—	—	1	—	5	<M> <R>
	—	—	—	—	—	—	—	7	
SAVE	—	—	—	—	—	—	—	5	n = Number of Registers Saved n = 0 n > 0
	—	—	—	—	n	—	—	n + 6	
SBITi	1	1	2	—	—	—	—	16	<xM> <xR>
	—	1	—	—	—	—	—	7	
SBITii	1	1	3	—	—	—	—	17	<xM> <xR>
	—	1	—	—	—	—	—	7	
SETCFG	—	—	—	—	—	—	—	5	
SKPSi	—	—	—	—	—	n	—	28 * n + (55 → 63)	n = Number of Elements B, W and/or U Options in Effect No Elements
	—	—	—	—	—	n	—	14	
SKPST	—	—	n	—	—	n	—	33 * n + (56 → 64)	n = Number of Elements B, W and/or U Options in Effect No Elements
	—	—	n	—	—	n	—	14	
SMR	1	—	—	—	—	1	—	18	<M> NS32082 MMU <R> NS32082 MMU <M> NS32382 MMU <R> NS32382 MMU
	—	—	—	—	—	—	—	20	
	1	—	—	—	—	1	—	12	
	—	—	—	—	—	—	—	14	
SPRi	1	—	—	—	—	1	—	7	<M> No UPSR <M> UPSR <R> No UPSR <R> UPSR
	1	—	—	—	—	1	—	10	
	—	—	—	—	—	—	—	9	
	—	—	—	—	—	—	—	12	
SUBi	—	2	—	—	—	1	—	4	<xM> <xR>
	—	1	—	—	—	—	—	4	
SUBCi	—	2	—	—	—	1	—	4	<xM> <xR>
	—	1	—	—	—	—	—	4	
SUBPi	—	2	—	—	—	1	—	20	No Carry Carry
	—	2	—	—	—	1	—	21	
SVC	—	—	—	4	3	—	—	31	
TBITi	1	1	1	—	—	—	—	14	<M> <R>
	—	—	—	—	—	—	—	4	
WAIT	—	—	—	—	—	—	—	5 → ?	? = Until an Interrupt/Reset
WRVAL	1	—	—	—	—	—	—	30	NS32082 MMU NS32382 MMU
	—	—	—	—	—	—	—	25	
XORi	—	2	—	—	—	1	—	4	<xM> <xR>
	—	1	—	—	—	—	—	4	

### 3.2 Floating-Point Instructions (CPU Portion): NS32332

Mnemonic	Pre-Slave Execution				In-Parallel-to-Slave Execution		Post-Slave Execution		Notes
	#TGET	#Tfx	#Tfy	TCY	#TEA	TCY	#TOPD	TCY	
MOVf	1	1	—	4	—	—	—	3	<xF>
	1	1	—	7	—	—	—	5	32-Bit Prot.
									16-Bit Prot.
	1	1	—	4	1	7	1	8	<xM> Float
	1	1	—	7	1	7	1	12	32-Bit Prot.
									16-Bit Prot.
ADDf, SUBf, MULf, DIVf	1	1	—	4	—	—	—	3	<xF>
	1	1	—	7	—	—	—	5	32-Bit Prot.
									16-Bit Prot.
	2	1	1	4	—	7	1	6	<xM> Float
	2	1	1	7	—	7	1	10	32-Bit Prot.
									16-Bit Prot.
ABSf, NEGf	1	1	—	4	—	—	—	3	<xF>
	1	1	—	7	—	—	—	5	32-Bit Prot.
									16-Bit Prot.
	1	1	—	4	1	7	1	6	<xM> Float
	1	1	—	7	1	7	1	10	32-Bit Prot.
									16-Bit Prot.
CMPf	1	1	—	4	1	6	2	13	<xM> Long
	1	1	—	7	1	6	2	19	32-Bit Prot.
									16-Bit Prot.
	2	1	1	4	—	7	—	12	32-Bit Prot.
	2	1	1	7	—	7	—	11	16-Bit Prot.
MOVLf	1	1	—	4	—	—	—	3	<xF>
	1	1	—	7	—	—	—	5	32-Bit Prot.
									16-Bit Prot.
	1	1	—	4	1	—	1	6	<xM>
MOVFL	1	1	—	4	1	—	1	6	32-Bit Prot.
	1	1	—	7	1	—	1	10	16-Bit Prot.
	1	1	—	4	—	—	—	3	<xF>
MOVFL	1	1	—	7	—	—	—	5	32-Bit Prot.
									16-Bit Prot.
	1	1	—	4	1	—	2	9	<xM>
	1	1	—	7	1	—	2	15	32-Bit Prot.
MOVFL	1	1	—	4	—	—	—	3	32-Bit Prot.
	1	1	—	7	—	—	—	5	16-Bit Prot.
									<xM>
	1	1	—	4	1	—	2	9	32-Bit Prot.
MOVFL	1	1	—	7	1	—	2	15	16-Bit Prot.

**3.2 Floating-Point Instructions (CPU Portion): NS32332 (Continued)**

Mnemonic	Pre-Slave Execution				In-Parallel-to-Slave Execution		Post-Slave Execution		Notes
	#TGET	#Tfx	#Tfy	TCY	#TEA	TCY	#TOPD	TCY	
MOVif	1	—	—	7	—	—	—	3	<xF> 32-Bit Prot. 16-Bit Prot. i = 1, 2 i = 4 <xM> Float 32-Bit Prot. 16-Bit Prot. i = 1, 2 i = 4 <xM> Long 32-Bit Prot. 16-Bit Prot. i = 1, 2 i = 4
	1	—	—	10	—	—	—	5	
	1	—	—	12	—	—	—	5	
	1	—	—	7	—	—	1	8	
	1	—	—	10	—	—	1	12	
	1	—	—	12	—	—	1	12	
	1	—	—	7	—	—	2	13	
	1	—	—	10	—	—	2	19	
	1	—	—	12	—	—	2	19	
ROUNDfi, TRUNCfi, FLOORfi	1	1	—	4	—	1	—	8	<xF> 32-Bit Prot. 16-Bit Prot. <xM> 32-Bit Prot. 16-Bit Prot.
	1	1	—	7	—	1	—	12	
	1	1	—	4	1	1	1	6	
	1	1	—	7	1	1	1	10	
LOGBf	1	1	—	4	—	—	—	3	32-Bit Prot. Only <xF> <xM> Float <xM> Long
	1	1	—	4	1	7	1	6	
	1	1	—	4	1	6	2	13	
SCALBf	1	1	—	4	—	—	—	3	32-Bit Prot. Only <xF> <xM> Float <xM> Long
	2	1	1	4	—	7	1	6	
	2	1	1	4	—	6	2	13	
DOTfi, POLYfi	2	1	1	4	—	—	—	3	32-Bit Prot. Only
SFSR	1	1	—	4	—	1	—	8	<R> 32-Bit Prot. 16-Bit Prot. <M> 32-Bit Prot. 16-Bit Prot.
	1	1	—	7	—	1	—	12	
	1	1	—	4	1	1	1	6	
	1	1	—	7	1	1	1	10	
LFSR	1	—	—	7	—	—	—	3	32-Bit Prot. 16-Bit Prot.
	1	—	—	12	—	—	—	5	

**3.3 NS32381/NS32C081 FPU Execution Times**

The FPU execution times for the NS32381 and NS32C081 are provided in this section. The numbers represent average execution times obtained by using typical operands.

Listed below are definitions of the timing terms:

**EXT**—EExecution Time. This is the time from the last data sent to the FPU, until the early DONE is issued. (FPU Pipe is empty).

**EDD**—Early Done Delta. This is the time from when the early DONE is issued until the execution of the next instruction may start.

Provided that the CPU can transfer the ID/OPCODE and any operands to the FPU during the EDD time, the average system execution time for an instruction (keeping the FPU pipe full) is:  $EXT + EDD$

The system execution time for a single FPU instruction with FPU register destination and early DONE is: EXT plus the protocol time. (FPU pipe initially empty).

Instruction	EXT	EDD	Total
LFSR any, reg	5	8	13
MOVF any, reg	5	6	11
MOVL any, reg	5	8	13
MOVif any, reg	5	45	50
MOVFL any, reg	9	6	15
ADDF any, reg	11	31	42
ADDL any, reg	11	31	42
SUBF any, reg	11	31	42
SUBL any, reg	11	31	42
MULF any, reg	11	20	31
MULL any, reg	11	27	38
DIVF any, reg	11	45	56
DIVL any, reg	11	59	70
POLYF any, any	15	46	61
POLYL any, any	15	53	68
DOTF any, any	15	46	61
DOTL any, any	15	53	68

The following instructions do not generate an early DONE. In this case, EXT is the time from the last data sent to the FPU, until the normal DONE is issued. (The FPU pipe is empty).

Instruction	EXT
SFSR reg, mem	7
MOVLf any, any	18
ROUNDfi any, mem	46
TRUNCfi any, mem	46
FLOORfi any, mem	46
CMPF any, any	17
CMPL any, any	17
ABSf any, any	9
NEGf any, any	9
SCALBf any, any	49
LOGBf any, any	36

Lit. # 100555

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
1111 West Bardin Road  
Arlington, TX 76017  
Tel: 1(800) 272-9959  
Fax: 1(800) 737-7018

**National Semiconductor Europe**  
Fax: (+49) 0-180-530 85 86  
Email: cnjwge@tevm2.nsc.com  
Deutsch Tel: (+49) 0-180-530 85 85  
English Tel: (+49) 0-180-532 78 32  
Français Tel: (+49) 0-180-532 93 58  
Italiano Tel: (+49) 0-180-534 16 80

**National Semiconductor Hong Kong Ltd.**  
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1600  
Fax: (852) 2736-9960

**National Semiconductor Japan Ltd.**  
Tel: 81-043-299-2309  
Fax: 81-043-299-2408