Pulse Width Modulation Using HPC

National Semiconductor Application Note 586 Alvin Chan, Bill Miller, Bob Moeckel, Bob Hanrahan April 1989



Pulse Width Modulation Using HPC

As the use of MicroControllers in embedded control applications grows in popularity, we find more use of width modulated pulse trains. Typical applications that use Pulse Width Modulation are automotive engine control, motor speed control, display intensity control, and sound generation.

PWM DEFINITION

Pulse width modulation is simply a method of communicating information to a device. It can be viewed as an analog signal provided in digital form. *Figure 1* shows a typical timing diagram of a PWM signal. The duty cycle is expressed as the duration of T_{on} over the sum of T_{on} and T_{off}. A signal has a constant duty cycle if T_{on} and T_{off} are uniform. If T_{on} is equal to T_{off}, the signal has a 50% duty cycle.



TL/DD/10347-1 FIGURE 1. A Typical PWM Signal

TYPICAL APPLICATIONS THAT REQUIRE PWM

One element of an automotive engine control system is the spark ignition. In a distributorless ignition system, spark control signals are required to appear in sequence, with a time delay between each of them. Typical signals for a four spark plug system are shown in *Figure 2*. The generation of these signals will be explained further in the timer synchronous output section.



FIGURE 2. HPC Based Spark Ignition Control

Another element of an automotive system is the carburetion and idle speed control. When no pressure is applied to the accelerator pedal, the throttle is completely shut off. The idle speed control utilizes a stepping motor to operate an auxilliary fuel valve. *Figure 3* shows the control signals that have to be generated for a four phase stepper motor. Each of the PWM signals should have a phase lag of one quarter of a cycle from the previous one.

PWM is applied to motor speed control. The speed of a dc motor is directly proportional to the voltage applied.



FIGURE 3. Stepper Motor Control Signals

PWM is used selectively to switch full supply power on and off to the motor at some frequency and duty cycle. The bigger the duty cycle, the more power is supplied to the motor. Hence the speed is higher. Motor speed can be controlled by adjusting the ON time of the signal. *Figure 4* depicts the relationship of motor speed and the applied signal.



The same manipulation also applies to controlling the intensity of light emitting diodes. The brightness of the LED can be varied by using different duty cycles.

Sound synthesis can be achieved by uniting the process of sinusoidal signal generation and envelope generation.

A sinusoidal signal can be generated by a variety of methods. A common technique is to use Walsh functions. Walsh functions are the digital equivalent of Fourier Series. They are essentially pulse signals with varying duty cycles. The individual Walsh components are generated by the microcontroller and combined with the proper weighting factors to form the sinusoids.

AN-586

© 1995 National Semiconductor Corporation TL/DD10347

RRD-B30M75/Printed in U. S. A

Envelope generation can be done by using PWM to build a D/A converter. The envelope will give the composite sinusoidal signal the characteristic sharp attack followed by slow decay. The amplitude of the envelope function is altered by changing the duty cycle of the PWM input to the D/A converter. This function is performed by another timer.

HPC Implementation

National Semiconductor's HPC, High Performance Micro-Controller, provides a simple method for generating width modulated pulse trains, with little or no software overhead, by use of the device's 9 on-chip timers, T0 through T8.

SETTING UP HPC TO DO PWM

PWM Outputs in the HPC

Timers T1 through T7 are down-counters with associated input registers R1 through R7. The value in the registers is loaded automatically into the timers when the timers underflow. Timers T2 through T7 have individual output signals which toggle when the timers underflow. Interrupts are generated at the time of underflow *Figure 5* shows the structure of these timers.



Timers T2 through T7 can be separated into 2 groups. Different procedures and registers are used to set up the two groups of timers. In one group is timers T4 through T7, which are dedicated to PWM applications. They count down at a constant rate of $1/_{16}$ of the input clock (CKI/16) while enabled to do so. In the other group are the more versatile timers, T2 and T3. The clock input to timers T2 and T3 may be independently selected as coming from one of 14 available prescaled versions of the CKI clock, or from an external pin, as specified in the DIVBY register. Timer T2 can also be specified to be clocked on underflows from timer T3 by appropriate selection in the DIVBY register; the pair then form, in effect, a single 32-bit counter.

With timers T4 through T7, the maximum PWM frequency that can be achieved is half of CKI/16. The associated register provides a 16-bit resolution for the duration of the pulse width.

To use T2 and T3 as PWM timers, the clock must come from an internal source. By configuring the DIVBY register and selecting a value for the counter, the maximum frequency that can be achieved is half CKI/16 and the minimum frequency is half (CKI/131072)/65536.

50% Duty Cycle PWM

On underflow of the timers T2 through T7, the value in the corresponding input register is automatically reloaded into the counters. Therefore a 50% duty cycle PWM can be generated without software intervention once the timer is set up.

Listings 1 and 2 illustrate the use of T4 and T2 in generating PWM outputs. The PWM frequency to be generated is 20 kHz. By using a 16 MHz crystal and CKI/16 as the input clock, the counter value to be loaded into the registers is 24 so that an underflow occurs and the output toggles every 25 $\mu s.$

Generating Non 50% Duty Cycle PWM without Listing 1 Use of T4 to Generate 50% Duty Cycle

	.TITLE	'T4 PWM 50%	DC'		
	SECT	CODE.ROM16.R	EL		
TMMODE	=	0190 :W			
DIVRY	-	018E •W			
т4	-	0140 •W			
R4	-	0142.0			
N4 ME	_	0142 W			
10	=	0144:W			
RD	=	0146:W			
PWMODE	=	0150:W			
PORTP	=	0152:W			
PWMSTR:	LD	SP,#STKS	;initialize stack pointer		
	LD	PWMODE,#0x4	;stop timer T4		
	NOP		delay to provide 8;		
			;CK2 cycles		
	NOP		;to make sure timer		
			;is updated		
	LD	PWMODE,#0xC	;clear T4		
			;interrupt pending bit		
	LD	T4,#24	;load T4 with counter		
		value to ob	tain a 20 kHz PWM		
		frequency t	he counter should		
		underflow o	n a 40 kHz frequency.		
		therefore b	v using a 16 MHz crystal		
		and CKI/16	input to the timer, the		
		counter val	ue should be 24		
		·16 MHz/16/2	5 - 40 kHz		
	ת ד	R4 #24	·load auto-reload		
		117,727	, no gi st on		
	CDIT		iregister		
	SPII	0,1011	, set initial value of		
	CDIM		;output pin 10r 14 to 0		
	SBIT	5, PORTP	;enable toggling of		
			;pin on underflow		
	RBIT	2,PWMODE	;start timer		
STOP:					
	JP	STOP			
	.ENDSEC	T			
	.SECT	STACK, BASE			
STKS:	DSW	10			
	.ENDSEC	T			
	.END	PWMSTR			

Non 50% Duty Cycle PWM (Software/Interrupts)

Timers T1 through T7 will generate an interrupt on underflow. For non-50% duty cycle PWM, software has to be involved in controlling the duty cycle. The same software for the 50% duty cycle is used to set up the timers for counting down. On interrupt from the timers, the interrupt service routine loads the other half of the cycle time into the timer register.

On each interrupt from the timer the user software alternately loads T_{off} and T_{off} into the register. The result is a constant duty cycle output. Examples of programming the interrupts are shown in listings 3 and 4.

TIMER SYNCHRONOUS OUTPUTS OF TIMER T2

Timer T2 has in addition to the normal output pin, four output pins which can be independently selected. These pins are referred to collectively as the "Timer Synchronous" outputs. *Figure 2* shows the synchronous output being applied

to engine control in spark ignition. The signals TS0 to TS3 are synchronous outputs derived from timer T2. By enabling each pin in sequence, the spark control signals SP1 to SP4 can be generated.

SOFTWARE INTERVENTION

Another problem facing the designer of a MicroController based system is that software overhead must be kept to a minimum. Interrupt latency and changing input registers can use a significant portion of the time which would otherwise be available for processing of sensor data.

The conventional way of generating non-50% duty cycle was discussed earlier. That involves software changing the value of the auto-reload register every time the timer counts down and interrupts. Two timers can be used to generate two synchronized and offset 50% duty cycle pulses. By EXCLUSIVE-ORing them, a non-50% duty cycle PWM is generated.

Listing 2 Use of T2 to Generate 50% Duty Cycle

	.TITLE	'T2 PWM 50%	DC'
	.SECT	CODE, ROM16, F	EL
TMMODE	=	0190:W	
DIVBY	=	018E:W	
BFUN	=	00F4:W	
DIRB	=	00F2:W	
PORTB	=	00E2:W	
T2	=	0188:W	
R2	=	0186:W	
PWMSTR:	LD	SP.#STKS	initialize stack pointer
	LD	TMMODE, #0x40	0 :stop timer T2
	NOP		·delay to provide 8
	NOP		:CK2 cycles to make
	101		sure timer is undeted
	ת.ד	TMMODE #0xCC	, suid timer is upuated
		THINODE, #ORCO	intermint pending hit
	CRIT	3 BEIIN	set nin 3 of nont B
	SDII	J , DFON	,set pin 5 of poit B
	CDIM	7 DIDD	as timer 2 output
	SPII	S,DIKB	Set output direction
	TD	DTUDU #0000	;on port 5 pin 5
	ЦD	DIVBI,#0X200	Set Clock as CK1/16
	TD	TO //O	;101 12
	ШU	12,#24	;load 12 with counter
		;value to or	tain a 20 KHZ PWM
		; requency t	ne counter should
		;underflow o	n a 40 kHz frequency
		;therefore c	y using a 16 MHz crystal
		;and CK1/16	input to the timer, the
		;counter val	ue should be 24
		;16 MHz/16/2	5 = 40 kHz
	LD	R2,#24	;load auto-reload
			register
	RBIT	3,PORTB	;initialize output pin
			;value to 0
	RBIT	3,TMMODE	;start timer
STOP:			
	JP	STOP	
	.ENDSE	CT	
	.SECT	STACK, BASE	
STKS:	DSW	10	
	.ENDSE	CT	
	.END	PWMSTR	

		Listing 3	Use of T4 to Generate Non-50% Duty Cycle with Interrupts	
	.TITL	E 'T4 NON-50%	5 DC'	
	.SECT	SECT CODE, ROM16, REL		
TMMODE	=	0190:W		
DIVBY	=	018E:W		
T4	=	0140:W		
R4	=	0142:W		
T5	=	0144:W		
K5	=	0146:W		
PWMODE	=	0150:W		
FURIF	-	0152:W		
IRPD	_	00D0 +B		
PWMSTR:	 	SP #STKS	·initialize stack nointer	
1 1110 211 1	LD	PWMODE, #0x4	stop timer T4	
	NOP		:delay to provide 8	
	NOP		:CK2 cvcles to make	
			sure timer is updated	
	LD	PWMODE,#0xC	;clear T4	
			;interrupt pending bit	
	LD	ENIR,#00	;disable interrupts	
	LD	IRPD,#00	;clear interrupt	
			;pending bits	
	LD	T4,#9	;load T4 with counter	
		;value to ob	tain a 20 kHz PWM	
		;frequency w	1 th 20% duty cycle	
		;using a 16	MHZ Crystal and CKI/16	
		;input to th	d be O	
	ת.ד	,Value Shoul	·load auto-reload	
	20	μ 1 , π 0 σ	register with count	
			:of 80%	
	LD	TCYCLE,#48	:set total cycle time	
		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	;count -2	
	SBIT	0,PORTP	;set initial value of	
			;output pin for T4 to O	
	SBIT	3,PORTP	;enable toggling of	
			;pin on underflow	
	LD	ENIR,#0x20	;enable timer interrupt	
	RBIT	2,PWMODE	;start timer	
STOP:	-	31 0 D		
	JP	STOP		
	• FND 21	EC1		
	SECT	STACK BASE		
STKS:	DSW	10		
	.ENDSI	ECT		
	.IPT	5,INTRPT5		
	0.000		17	
mayar F	• SECT	DATA, BASE, RE		
TCYCLE:	•DSW	L	;total cycle time	
	• FND 21	EC1		
	SECT	SUBR.ROM 16.	REL	
INTRPT5:	10201	2021,110. 20,		
	LD	A.TCYCLE	:get total cycle time	
	SC	,		
	SUBC	A,R4	;subtract current	
			;counter	
	ST	A,R4	;to get alternate cycle	
			;time and store to	
	DT =-		;auto-reload reg	
	RETI			
	.ENDSI	DWMCTD		
	• END	LAWPIK		

		Listina 4 l	Use of T2 to Generate Non-50% Duty Cycle with Interrupts
		T2 NON-50%	
	SECT	CODE.ROM16.	REL
TMMODE	=	0190:W	
DIVBY	=	018E:W	
BFUN	=	00F4 : W	
DIRB	=	00F2:W	
PORTB	=	00E2:W	
T2	=	0188 : W	
R2	=	0186 : W	
ENIR	=	00D0:B	
IRPD	=	00D2:B	
PWMSTR:	LD	SP,#STKS	;initialize stack pointer
	LD	TMMODE,#0x4	00 ; stop timer T2
	NOP	;delay to p	rovide 8 CK2 cycles
	NOF	TMMODE HOrd	
	ם ד	ENTR #00	interrunt pending hit
	Цр	BRIN,#00	disable interrunts
	LD	IRPD,#00	clear interrupt
		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	:pending bits
	SBIT	3.BFUN	set pin 3 of port B
			as timer 2 output
	SBIT	3,DIRB	;set output direction
			;on port B pin 3
	LD	DIVBY,#0x20	0;set clock as CKI/16
			;for T2
	LD	T2,#9	;load T2 with counter
		;value to o	ptain a 20 KHz PWM
		, I requertey	input to the times the
		.counter va	lue should be 9
	T,D	R2, #39	:load auto-reload
			register with count
			of 80%
	LD	TCYCLE,#48	;set total cycle time
			;count -2
	RBIT	3,PORTB	;initialize output pin
			;value to O
	LD	ENIR,#0x20	;enable timer interrupt
	RBIT	3,TMMODE	;start timer
STOP:	-	GTOD	
	JP	STOP	
	• FND 2F	101	
	SECT	STACK BASE	
STKS:	DSW	10	
	.ENDSE	CT	
	.IPT	5,INTRPT5	
	.SECT	DATA,BASE,R	EL
TCYCLE:	.DSW	1	;total cycle time
	.ENDSE	CT	
TURDDAR	.SECT	SUBR,ROM16,	REL
INTRPT5:	TD		and tabel sucle time
	20	A, TCYCLE	;get total cycle time
	SUBC	A R2	·subtract current
	0000		counter
	ST	A,R2	to get alternate cycle
			time and store to
			;auto-reload reg
	RETI		
1	.ENDSE	CT	
	.END	PWMSTR	

<i>Figure 6</i> shi ers. The di tween the f frequency is ers. Theref 10 kHz time By varying f cycles can difference i the duty cyc	ows the re uty cycle timer outp s actually fore, in or ers must b the initial of be chose n the cour cle.	esult of EXCLUSIV depends only on pouts. In can be set twice the frequence der to generate a be used. The code delay in the second en. In the exampli- nter value results i	E-ORing the two tim- the phase shift be- en that the resulting zy of the original tim- 20 kHz result, two is shown in listing 5. I timer, different duty e given, a one digit n a 2% difference in	$\begin{array}{c} P0 \\ P1 \\ T5 \\ OUT \\ \hline \\ T4 \\ OUT \\ \hline \\ T5 \\ C0 \\ RESULT \\ \hline \\ 20 \\ RESULT \\ \hline \\ C0 \\ RESULT \\ C0 \\ C0 \\ RESULT \\ C0 \\ C0 \\ RESULT \\ C0 \\ C$
				FIGURE 6. Using 2 Timers to Generate Non 50% Duty Cycle
		Listing Elles o	f T4 T5 to Gonorato Non-E0	2 Duty Cycle without Interrupts
				v bary bythe without interrupts
	.TITLE	NON 50% PWM	(T4,T5)'	
	• SECT	CODE, ROM16, R.	EL	
TMMODE	=	0190:W		
DIVBI	=	018E:W		
14 D4	=	0140:W		
K4	=	0142:W		
10 PE	-	0144:W		
PWMODE	_	0140 W		
PORTP	-	0152:W		
FREO:		49	counter value for the	timers
TILLQ.	• 1011	70	this generates 10 kHz	z PWM
DC:	. DW	20	duty cycle = 20%	- 1 11 415
PWMSTR:	LD	SP.#STKS	,440, 0,010 - 20,0	
	LD	PWMODE, #0X44	stop T4 and	
			;15	
	NOP			
	NOP			
	LD	PWMODE,#OXCC	;clear T4, T5	
			;int pending bits	
	LD	T4,FREQ	;load T4, R4, R5	
	LD	R4,FREQ	;with counter value	
	LD	R5,FREQ		
	LD	A,DC	;calculate delay for	
	MULT	A,FREQ	;15	
	DIV	A,#100		
	ST	A,T5 DODUD MONIC	;store in T5	
	ЧΠ	FURIF,#UX10	set output pins, T4	
	CDTM		ionoblo togalizza af	
	GBII	7 PORTP	ning on underflow	
	AND	PWMODE #OXFF	RB •start T4 and	
	AND	I WMODE, #OAFF.	•T5	
STOP:			,10	
5101.	JP	STOP		
	.ENDSE	ECT		
	.SECT	STACK, BASE		
STKS:	.DSW	10		
	.ENDSE	ECT		
	.END	PWMSTR		

		Listing 6 Use of T2, T	3 to Generate Non-50% Duty Cycle without Interrupts
	TITLE 'NON 50% PWM (T2.T3)'		
	SECT	CODE ROMI6 REL	,,,
BFUN	=	00F4:W	
DIRB	_	00F2:W	
PORTR	=	00E2:W	
TMMODE	_	0190:W	
DIVBY	-	018E:W	
T4	-	0140.0	
R/	-	0142 ·W	
<u>π</u> 5	-	0142 •W	
DE	-	0146 W	
DWMODE	-	0150 W	
POPTP	_	0150 W	
TORIF	=	0102 W	
12	=	0100.00	
R2	=	0186:W	
R3	=	018A:W	
FREQ:	•DW	49 ;counter va	lue for the timers
		;this gener	ates 10 kHz PWM
DC:	•DW	20 ;duty cycle	e = 20%
PWMSTR:	LD	SP,#STKS	
	LD	TMMODE,#0x4400	stop T2,T3;
	NOP		
	NOP		
	LD	TMMODE, #0xCCC8	clear T2, T3
			int pending bits
	LD	PORTB, #0x10	set output pins. T2
	_		low T3 high
	T'D	DIRB. #0xFFFF	content on PORT B
	0R	BELIN $\#0x0018$	set T2 3 as timers
	OR	DIVRY #0x2200	select (KI/16 clock
	T.D	T_{2} FRFO	load TO RO RS with
	Ц	12,11158	securitor volue
	TD		;counter value
		NZ,FREQ	
	<u>п</u> р	RS, FREQ	
	LD	A,DC	;calculate delay for
	MULT	A,FREQ	;13
	DIV	A,#100	
	ST	A,R3	;store delay in T3
	AND	TMMODE,#0xBBFF	;start T2,T3
	STOP:		
	JP	STOP	
	.ENDSE	CT	
	. SECT	STACK, BASE	
STKS :	.DSW	10	
51.151	ENDSE		
	END	PWMSTR	
	• 1110	1 (100) 111	
CONCLUSI	ON		
PWM is eas	silv genera	ated by the HPC 16083	with its abundant source of timers. With a 30 MHz crystal, the maximum PWM
frequency th	hat can be	achieved is 937 5 kHz	The timers run by themselves once the proper setup is performed. A method of
obtaining non-50% duty cycle PWM without software intervention was presented			



Pulse Width Modulation Using HPC

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Lit. # 100586



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

AN-586