Interfacing the DP8422A to the 68020 (Zero Wait State Burst Mode Access)

INTRODUCTION

This application note describes interfacing the DP8422A DRAM controller (also applicable to DP8420A/21A) to the 68020 with slower memories. This design is based upon burst mode access by holding RAS low and toggling CAS. It is assumed that the user is familiar with the DP8422A and 68020 mode operations.

DESIGN DESCRIPTION

This design consists of the DP8422A DRAM controller, two PALs (16R4D and 16L8D), and a page detector (ALS6311). This design accommodates two banks of DRAM, each bank being 32 bits in width, giving maximum memory capacity of either 8 Mbytes (using 1M x 1 DRAMs) or 32 Mbytes (using 4M x 1 DRAMs). This design is based on 1M x 1 DRAM running at 16 MHz clock. The schematic diagram of interfacing DP8422A to the 68020 is shown in Figure 1. The National Semiconductor Application Note 616 Lawson H. C. Chang March 1989



DP8422A is operated in Mode 1. An access cycle begins when the 68020 places a valid address on the address bus and asserts the Address Strobe (\overline{AS}) if a refresh or Port B access (DP8422A only) is not in progress. The proper RAS and CAS will be asserted respectively, depending upon programming bits C6, C5, and C4 for RAS and CAS configuration after guaranteeing the programmed value of row address hold time and the column address setup time.

The High Speed Access (HSA) output signal of page detector indicates whether the current access is in the same page as previous access or not. ADS (AREQ) is kept low if the current access is in the page, otherwise ADS (AREQ) will be forced to go high to terminate the burst access. Internal refresh logic automatically generates refresh request every 15 µs. The timing diagrams are shown in Figure 2 and Figure 3.



© 1995 National Semiconductor Corporation TL/F/10440 RRD-B30M75/Printed in U. S. A

DP8422A	PROGRAMM	IING BITS	t _{RAC}	(Nonburst Access):	
u = Usei	Defined			3 t _{CP} - PAL t _{CLK} Max PAL t _p Max \$402	
Programming		Description		$\overline{\text{ADS}}$ Low to $\overline{\text{RAS}}$ Low - #27 Data Setup - F245 Transceiver t _p Max.	
Bits				= 187.5 ns - 8 ns - 10 ns - 29 ns	
R0, R1	= 0, 1	RAS High and Low Times		— 5 ns — 6 ns	
R2, R3	= 0, 0	DTACK Generation Mode		= 129.5 ns (-25 Part)	
		for Nonburst Access		= 187.5 ns - 8 ns - 10 ns - 35 ns	
R4, R5	= 0, 0	DTACK Generation Mode		— 5 ns — 6 ns	
		for Burst Access		= 123.5 ns (-20 Part)	
R6	= 0	Add Wait States if WAITIN is Low	t _{CAC}	(Nonburst Access):	
R7	= 1	DTACK Mode Select	-040	3 t _{CP} - PAL t _{CLK} Max PAL t _p Max \$403a	
R8	= 1	Noninterleave Mode		ADS Low to CAS Low - #27 Data Setup -	
R9	= u	All RAS's or Staggered		F245 Transceiver t _p Max.	
		Refresh Select		= 187.5 ns $-$ 8 ns $-$ 10 ns $-$ 82 ns	
C0, C1, (C2 = 0, 1, 0	Refresh Clock Divisor Select		— 5 ns — 6 ns	
C3	= 0	Refresh Clock Divider Select		= 76.5 ns (-25 Part)	
C4, C5, 0	C6 = 0, 0, 1	RAS and CAS Configuration		= 187.5 ns - 8 ns - 10 ns - 94 ns	
		Mode		− 5 ns − 6 ns	
C7	= 1	t _{ASC} Mode Select		= 64.5 ns (-20 Part)	
C8	= 1	t _{RAH} Mode Select	t _{AA}	(Nonburst Access):	
C9	= u	Delay CAS during Write	-7474	$3 t_{CP} - PAL t_{CLK} Max PAL t_p Max 417	
		Access Mode Select		ADS Low to Column Address Valid – #27 Data	
B0	= 1	Fall through Mode		Setup — F245 Transceiver t _p Max.	
B1	= 1	Mode 1 Access		= 187.5 ns $-$ 8 ns $-$ 10 ns $-$ 78 ns	
ECAS0	= 1	Extend CAS and Refresh Request		— 5 ns — 6 ns	
DESIGN	TIMING PARA	METERS		= 80.5 ns (-25 Part)	
		referenced to the numbers shown in		= 187.5 ns - 8 ns - 10 ns - 92 ns	
		neet timing parameters. Numbered		— 5 ns — 6 ns	
		" refer to DP8422A timing parame-		= 66.5 ns (-20 Part)	
ters. Nun	nbered times	starting with a "#" refer to 68020	t _{CAC}	(Burst Access):	
timing pa	timing parameters.			2 t _{CP} $-$ #9 $\overline{\text{CLK}}$ High to $\overline{\text{DS}}$ Low Max. $-$ PAL t _p	
16 MHz	t _{CP} = 62.5 ı	ns		Max. $-$ \$14 ECAS Low to CAS Low Max. $-$ #27	
\$400:	ADS Asserte	ed Setup to CLK		Data Setup — F245 Transceiver t _p Max.	
	½ t _{CP} − PA	L t _{CLK} Max.		= 125 ns $-$ 30 ns $-$ 10 ns $-$ 27 ns $-$ 5 ns	
	= 31.25 ns	- 8 ns		— 6 ns	
	= 23.25 ns			= 47 ns (-25 Part)	
\$401:	CS Setup to	ADS Asserted		= 125 ns - 30 ns - 10 ns - 31 ns - 5 ns	
	2 t _{CP} + PA	L t _{CLK} Min. – #6 CLK to Address		— 6 ns	
	Valid - PAL	. t _P Max.		= 43 ns (-20 Part)	
	= 125 ns +	5.5 ns - 30 ns - 10 ns	t _{AA}	(Burst Access):	
	= 90.5 ns			3.5 t _{CP} $-$ #6 CLK Low to Address Valid Max. $-$	
\$416:	AREQ Nega	ted to ADS Asserted		\$26 Address Valid to Q Max #27 Data Setup	
	t _{CP} - (PAL	t _{CLK} Max. — PAL t _{CLK} Min.)		 F245 Transceiver t_p Max. 	
	= 62.5 ns -	- 2.5 ns		= 218.75 ns - 30 ns - 35 ns - 5 ns - 6 ns	
	= 60 ns			= 142.75 ns (-25 Part)	
#47:	DTACK (680	20) Low Setup to CLK Low		= 218.75 ns - 30 ns - 38 ns - 5 ns - 6 ns = 120.75 ns (20 Part)	
	½ t _{CP} − PA	L t _{CLK} Max. – PAL t _p Max.		= 139.75 ns (-20 Part)	
	= 31.25 ns	- 8 ns - 10 ns			
	= 13.5 ns				

	QUATIONS	Outputs:		
The Boolean	entry operators are listed as	/IACK~	= /FC2 + /FC1 + /FC0	
":=" Repla "=" Equal "*" AND "+" OR	ced by (After Clock) ity	/CS~	= /A23 * /A24 * /A25 * /FC2 * /FC1 FC0 + /A23 * /A24 * /A25 * /FC2 FC1 * /FC0 + /A23 * /A24 * /A25 FC2 * /FC1 * FC0 + /A23 * /A24 /A25 * FC2 * FC1 * /FC0	
"/" Comp	lement	/UUD~	= /A0 * /A1 * /DS~ * /AS~	
"~" Active	low	/UMD~	= /SIZ0 * /A1 * /DS~ * /AS~ + A0	
	planation of PAL output signals		/A1 * /DS~ * /AS~ + SIZ1 * /A1	
CS~	This combinational output signal is Chip Select.	/LMD~	/DS~ * /AS~ = /A0 * /A1 * /DS~ * /AS~ + /A1	
CSD~	This sequential output signal is Chip Select Delayed by one clock.		/SIZ0 * /SIZ1 * /DS~ * /AS~ SIZ1 * SIZ0 /A1 * /DS~ * /AS~ /SIZ0 * /A1 * A0 * /DS~ * /AS~	
ADS~	This sequential output signal is Address Strobe (also used as an Access Request, / AREQ, to DP8422A).	/LLD~	= A0 * SIZ0 * SIZ1 * /DS~ * /AS~ /SIZ0 * /SIZ1 * /DS~ * /AS~ + A	
DTACKD~	This sequential output signal is Data Transfer Delayed by one clock.		* A1 * /DS~ * /AS~ + A1 * SIZ1 /DS~ * /AS~	
DTACKD1~	This sequential output signal is Data Transfer	(II) PAL2 (PAL16R6D) EQUATIONS		
	Delayed by two clocks.	Inputs: CLK2, CS~, HSA~, AS~, RFRQ~, DTACK~		
DTACKD2~	This sequential output signal is Data Transfer Delayed by three clocks.	CLK, R\ /ADS~	<i>N∼</i> = /HSA∼ * /ASD∼	
WE~	This sequential output signal is Write Enable to DRAM.	/DSACK~ /DTACKD~	= /DTACK~ * /DTACKD~ := /DTACK~ * /CLK + /DTACKD~	
DSACK~	This combinational output signal is Data Transfer and Size Acknowledge.		CLK	
UUD~	This combinational output signal is to select upper upper byte.		:= /DTACKD~ * /CLK + /DTACKD1 * CLK	
UMD~	This combinational output signal is to select	/DTACKD2~ := /DTACKD1~ * /CLK + /DTACKD2~ * CLK		
LMD~	upper middle byte. This combinational output signal is to select lower middle byte.	/ASD~	:= /CSD~ * CLK /AS~ + /CSD~ /HSA~ * /AS~ + /CSD~ /RFRQ~ * /AS~ + /RFRQ~	
LLD~	This combinational output signal is to select lower lower byte.		CSD~ * /AS~ + /RFRQ~ * CLK /AS~ + /RFRQ~ * /HSA~	
IACK~	This combinational output signal is interrupt acknowledge.		/AS~ + /CSD~ * CLK * RFRQ~ /CSD~ * /HSA~ * RFRQ~	
(I) PAL1 (PAL16L8D) EQUATIONS		/WE~	:= /RW~ * AS~ * CLK + /WE~ /CLK	
(I) PAL1 (PA				
., .	1, A23, A24, A25, FC2, FC1, FC0, SIZ0, SIZ1,	/CSD~	$:= /CS \sim * /CLK + /CSD \sim * CLK$	

AN-616



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.