Interfacing the NS32381 as a Floating-Point Peripheral

National Semiconductor Application Note 638 Giora Peer September 1989



This note is a guide for users who wish to interface the NS32381 Floating-Point Unit (FPU) as a peripheral unit to CPUs other than those of the Series 32000 family. This is not a particularly expensive procedure, but it requires some in-depth information not all of which is available in the NS32381 data sheet. Three basic topics covered here are:

- 1. An overview of the architecture of the NS32381 as seen in a stand-alone environment.
- 2. The protocols used to sequence it through the execution of an instruction.
- 3. Special guidelines for connecting and working with the NS32381 as a peripheral component.

References are made here to the NS32381 data sheet and the Series 32000 Programmer's Reference Manual. The reader should have both of these documents on hand.

1.0 Architecture Overview

1.1 REGISTER SET

The register set internal to the NS32381 FPU is shown in Figure 1.

1.1.1 Floating-Point Registers

There are eight registers (L0-L7) on the NS32381 FPU for providing high-speed access to floating-point operands. Each is 64 bits long. A floating-point register is referenced whenever a floating-point instruction uses the Register addressing mode for a floating-point operand. All other Register mode usages (i.e., integer operands) refer to the General Purpose Registers (R0-R7) of the CPU, and the FPU transfers the operand as if it were in memory.

Note: These registers are all upward compatible with the 32-bit NS32081 registers, (F0-F7), such that when the Register addressing mode is specified for a double precision (64-bit) operand, a pair of 32-bit registers hold the operand. The programmer specifies the even register of the pair which contains the least significant half of the operand and

1.1.2 Floating-Point Status Register (FSR)

The Floating-Point Status Register (FSR) selects operating modes and records any exceptional conditions encountered during execution of a floating-point operation. The FSR is loaded by executing the LFSR instruction and is examined using the SFSR instruction.

1.2 INSTRUCTION SET AND ENCODING

The encodings used for NS32381 instructions are shown in Figure 2. They fall within three formats, labeled from Series 32000 tradition "Format 9", "Format 11" and "Format 12". These formats are distinguished by their least-significant byte (the "ID Byte"). Execution of an FPU instruction starts by passing first the ID Byte and then the rest of the instruction (the "Operation Word") to the FPU.

Fields within an instruction are interpreted by the FPU in the same manner as documented in Chapter 4 of the Series 32000 Programmer's Reference Manual, with the exception of the 5-bit General Addressing Mode fields (gen1, gen2). Since the FPU does not itself perform memory accesses, it does not need to use these fields for addressing calculations. The only use it makes of these fields is to determine for each operand whether the value is to be found internal to the FPU (that is, within a register L0-L7, or whether it is to be transferred to and/or from the FPU. See Figure 3. A value of 0-7 in a gen field specifies one of the Floating-Point registers, L0-L7, respectively, as the location of the corresponding operand. Any greater value specifies that the operand's location is external to the EPU and that its value will be transferred as part of the protocol. Any non-floating operand is always handled by the FPU as external, regardless of the addressing mode specified in its gen field.

nterfacing the NS32381 as a Floating-Point Periphera

	◄ 64 —	
	₹ 32 ₹	32 >
◄	F1/L0 MSDW	F0/L0 LSDW
FSR	L1 MSDW	L1 LSDW
LSDW> Least Significant Double Word	F3/L2 MSDW	F2/L2 LSDW
MSDW Most Significant Double Word	L3 MSDW	L3 LSDW
	F5/L4 MSDW	F4/L4 LSDW
	L5 MSDW	L4 LSDW
	F7/L6 MSDW	F6/L6 LSDW
	L7 MSDW	L7 LSDW
FIGUE	RE 1. FPU Registers	

AN-638

TL/EE10552 © 1995 National Semiconductor Corporation

RRD-B30M75/Printed in U. S. A





Note 1: CMOS input; never float.

Note 2: Pin should be grounded.

Note 3: Pin should be left floating.

FIGURE 4. NS32381 FPU PGA Pin Descriptions



2.0 Protocol

The FPU requires a fixed sequence of transfers ("protocol") in its communication with the outside world. Each step of the protocol is identified by a status code (asserted to the FPU on pins ST0–ST3) and by its position in the sequence, as shown in *Figure 6*.

The NS32381 supports both the 16-bit and 32-bit general slave protocol sequences.

In the 16-bit protocol: Steps 1 and 2 transfer the instruction to the FPU. Step 1 transfers the first byte of the instruction (the ID Byte) and Step 2 transfers the rest of the instruction (the Operation Word). In Step 2, the two bytes of the Operation Word must be swapped on the bus; i.e., the most-significant byte of the Operation Word must be presented on the least-significant byte of the bus. In the 32-bit protocol, steps 1 and 2 are combined in the first step of the protocol.

Step 3 of the 16-bit protocol, (Step 2 in the 32-bit protocol), is optional and repeatable depending on the instruction. It is used to transfer to the FPU any external operands that are required by the instruction. The operand specified by *gen1* is sent first, least-significant word (or double word for 32 bits) first, followed by the operand specified by *gen2*. If an operand is only one byte in length, it is transferred on the least-significant half of the bus.

The FPU initiates execution upon receiving the last external operand word or, if there are no external operands, upon receiving the Operation Word of the instruction. During this time, the data bus may be used for any purpose by the rest of the system, as long as the \overline{SPC} pin is kept pulled up by a resistor and is not actively driven.

In the 16-bit protocol: Step 5 occurs when the FPU completes the instruction. The FPU pulses the $\overline{\text{SPC}}$ pin low to

acknowledge that it is ready to continue the protocol. This pulse is called the "Done pulse". The bus is not used during this step, and remains floating.

In the 32-bit protocol, $\overline{\text{SPC}}$ is only an input to the FPU and dedicated signals indicate DONE/TRAP.

In the 16-bit protocol: In Step 6, the FPU is polled by reading a Status Word. This word indicates whether an exception has been detected by the FPU. In the Compare instruction (CMPf), it also displays the relationship between the operands and serves as the result. This transfer is mandatory, regardless of whether the information presented by the FPU is intended to be used. In the 32-bit protocol this transfer is not mandatory.

Step 7 is, like Step 3 in the 16-bit protocol, (these are the same as Steps 6 and 2 in the 32-bit protocol), optional and repeatable depending on the instruction. Any external result of an instruction is read from the FPU in this step, least-significant word, (or double word), first. If the result is a 1-byte value, it is presented by the FPU on the least-significant half of the bus (D0–D7).

Note: If in Step 6, (Step 5 in the 32-bit protocol), the FPU indicates that an error has occurred, it is permissible, though not necessary, to continue the protocol through Step 7, (Step 6). No guarantee is made regarding the validity of the value read, but continuing through Step 7, (Step 6), will not cause any protocol problems.

If at any time within either protocol another ID byte is sent (ST = 1111), the FPU will prepare itself internally to execute another instruction, throwing away the instruction that was in progress. This is done to support the Abort with Retry feature of the Series 32000 family.

16-Bit General Slave Instruction Protocol

Step	Status	Action
1	ID (1111)	CPU sends ID Byte on least-significant byte of bus
2	OP (1101)	CPU sends Operation Word Bytes swapped on bus
3	OP (1101)	CPU sends required operands (if any), gen1 first, least significant word first
4	—	Slaves starts execution (CPU prefetches)
5	—	Slave pulses SPC low
6	ST (1110)	CPU Reads Status Word
7	OP (1101)	CPU Reads Result least significant word first (if
		destination is memory and if no TRAP occurred)

32-Bit General Slave Instruction Protocol						
Step	Status	Action				
1	ID (1111)	CPU sends ID and Operation Word				
2	OP (1101)	CPU sends required operands (if any)				
3	_	Slaves starts execution (CPU prefetches)				
4	_	Slave signals DONE or TRAP or CMPf				
5	ST (1110)	CPU Reads Status Word (If TRAP was signaled or a CMPf instruction was executed)				
6	OP (1101)	CPU Reads Result (if destination is memory and if no TRAP occurred)				

FIGURE 6. FPU Instruction Protocol

Because of this feature, however, there is an important consideration when using the FPU in systems that support multitasking: the operating system must not allow a task using the FPU to be interrupted in the middle of an instruction protocol and then transfer control to another task that is also using the FPU. The partially-executed instruction would be thrown away, leaving the first task with a garbage result when it continues. This situation can be avoided easily in software but, depending on the system, some cooperation may be required from the user program. Other solutions involving some additional hardware are also possible.

3.0 Interfacing Guidelines

There are some special interfacing considerations that are required:

- After the FPU generates the Done pulse, it is necessary to leave the SPC pin high for an additional two cycles of CLK before performing the Read Status Word transfer.
- After performing the Read Status Word transfer, it is necessary to wait for an additional three cycles of CLK before reading a result from the FPU.

Lit. # 100638

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

0	National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tei: 1(800) 272-9959 TWX: (910) 339-9240	National Semiconductor GmbH Livry-Gargan-Str. 10 D-82256 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527649 Fax: (81-41) 35-1	National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg. 7F I-7-1, Nakase, Mihama-Ku Chiba-City, Ciba Prefecture 261 Tel: (043) 299-2500 Fax: (043) 299-2500	National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tei: (852) 2737-1600 Fax: (852) 2736-9960	National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-34 Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-131931 NSBR BR Fax: (55-11) 212-1181	National Semiconductor (Australia) Pty, Ltd. Building 16 Business Park Drive Monash Business Park Nottinghil, Melbourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998	

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.