Description of the NS32CG160 Bus Fairness Mechanism

INTRODUCTION

This application note describes the Bus Fairness Mechanism in the NS32CG160 Integrated System Processor. The NS32CG160 is composed of a 32-bit CPU, a Direct Memory Access Controller (DMAC), an interrupt control unit (ICU), timers, and a BitBLT Processing Unit (BPU). The Bus Fairness Mechanism is a programmable feature designed to enable the NS32CG160 user to control the bus arbitration between the CPU and the DMAC.

The note is divided into 3 sections. Section 1 presents a general description of the DMAC, including the bus arbitration and bus fairness mechanisms.

Section 2 presents a complete description of the bus fairness mechanism and its parameters.

Section 3 presents examples of different bus fairness parameters and their effect on NS32CG160 behavior.

1.0 BACKGROUND

The DMAC supports two channels for transferring blocks of data between memory and I/O devices with minimal CPU intervention. Each channel uses FLYBY mode only. This means that at least one end of each channel is an I/O device.

Bus fairness between the CPU and the DMAC gives a low priority device the chance to gain control of the bus even though a higher priority device is requesting control at the same time. The bus fairness mechanism is user programmable.

The DMAC enters the bus acquisition state (to obtain control of the bus) when it detects a channel request signal on the corresponding DMA channel REQUEST (DRQ) pin. The subsequent bus arbitration is done using a fixed priority scheme. The priority scheme is ordered as follows: HOLD request has the highest priority, followed by channel 0, then channel 1. The CPU has the lowest priority. National Semiconductor Application Note 718 Varda Karpati January 1991



Once the bus is granted in response to a DMA channel request and no higher priority request is pending, the selected channel can use the bus for a certain number of back-toback transfers before it is forced to relinquish the bus. The determination of when to relinquish the bus is controlled by the bus fairness mechanism. This mechanism prevents a DMAC channel from monopolizing the bus. The maximum number of back-to-back transfers can be programmed through the Block Transfer Length (BLT) field in the Mode Control register. The channel relinquishes the bus for at least one cycle after the programmed number of transfers is complete. This frees the bus for a lower priority request.

Note: The CPU has priority over the second channel during the cycle when the bus is released because of the bus fairness mechanism. Note that except for this instance, the second channel always has priority over the CPU.

2.0 DESCRIPTION

The bus fairness mechanism is controlled by the Mode Control Register BLT field (bits [10:14]) (*Figure 1*). Since each channel has its own MODE register each channel can have different parameters for bus fairness.

The fields for these parameters are:

BWA—	Device A Bus Width Bits [7:8] of Mode Register
	00— 8 Bits Bus Width
	01— 16 Bits Bus Width
	10 (Pecenical)

- 10— (Reserved)
- 11— (Reserved)
- BLT— Block Length Transfer Bits [10:14] of Mode Register.

Table I presents a functional description of each combination within the BLT field and describes the maximum number of back-to-back transfers for different values of BLT field in MODE control register.

31 15	14 10	9	8 7	6	5	4	3	2	1	0
RESERVED	//////////////////////////////////////	ada	/////// bwa ///////	0	0	0	dir	0	res	Ot

FIGURE 1

AN-71

© 1995 National Semiconductor Corporation TL/EE11062

RRD-B30M75/Printed in U. S. A

TABLE I										
BLT in Mode Control Reg. Bits [10:14]	Functional Description	BWA = 01								
00000	DMAC will not relinquish the bus unless the respective DRQ pin is deasserted, or the block transfer is completed.	Unlimited	Unlimited							
00001	DMAC will relinquish the bus after each transfer.	1	1							
00010	DMAC will relinquish the bus whenever the least significant bit of Transfer Complete Counter (TCC) equals 0. The TCC counts the number of bytes transferred.	2	1							
00100	DMAC will relinquish the bus whenever the two least significant bits of the TCC equal 00.	4	2							
01000	DMAC will relinquish the bus whenever the three least significant bits of the TCC equal 000.	8	4							
10000	DMAC will relinquish the bus whenever the four least significant bits of the TCC equal 0000.	16	8							

3.0 EXAMPLES

This section contains a number of examples of how to use the bus fairness mechanism. A table at the beginning of each example describes the parameters to be programmed and their meaning. Each table is followed by a timing diagram that describes the behavior of the NS32CG160 under those circumstances.





Example 3

The DMAC relinquishes the bus after each transfer. The bus width is 1 byte, therefore the DMAC performs two back-to-back byte transfers and then relinquishes the bus for one cycle. The CPU obtains control of the bus as soon as the DMAC relinquishes it.

TABLE IV. Parameters for Programming the DMAC to Relinquish the Bus after Each Word Transfer (Bus Width is of 1 Byte therefore Number of Back-to-Back Transfers is Two) **Bus Fairness Parameters** Values Description **BWA** Field 00 Bus Width is 8 Bits (BYTE) **BLT** Field 00010 DMAC relinquishes the bus after each word transfer. MODE CONTROL REGISTER OT = 0; Auto-Initialize Off H'A08 DIR = 1; Write Cycle in Flyby BWA (see above) ADA = 1; Source is Memory Buffer BLT (see above) T1 DMA T2DMA T3DMA T4DMA TI TI T1DMA T2DMA T3DMA T4DMA TI TI TI 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 CTTL \ADS \DRQ Y \DAK CPU obtains control of the bus | ∖HBE A0 TL/EE/11062-3 Diagram 3

5



Example 5

The DMAC relinquishes the bus after each double-word transfer. Each bus width is 1 word, therefore the DMAC performs 2 back-to-back word transfers and relinquishes the bus for one cycle. The CPU obtains control of the bus as soon as the DMAC relinquishes it.

Transfer (Bus Width is of One Word, therefore Bus is Relinquished after 2 Back-to-Back Word Transfers) **Bus Fairness Parameters** Values Description **BWA** Field 01 Bus Width is 16 Bits (WORD) **BLT** Field 00100 DMAC relinquishes the bus after each double-word transfer. MODE CONTROL REGISTER OT = 0; Auto-Initialize Off H'1088 DIR = 1; Write Cycle in Flyby BWA (see above) ADA = 0; Source is an I/O Device BLT (see above) T1 DMA T2DMA T3DMA T4DMA TI TI T1DMA T2DMA T3DMA T4DMA TI TI ТΙ 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 CTTL \ADS \DRQ \downarrow \DAK CPU obtains control of the bus ∖HBE A0 TL/EE/11062-5 Diagram 5

Example 6

Example 6 presents the case in which the DMAC relinquishes the bus, but the CPU does not obtain control of the bus, because it doesn't need the bus. This may occur when the CPU is in a middle of executing a long instruction at the time that the DMAC relinquishes the bus. Diagram 6 shows what happens when the DMAC obtains control of the bus for another byte transfer after it relinquishes the bus after each byte transfer for 1 cycle, and as the CPU does not apply for the bus. After the idle bus cycle the DMAC is granted the bus for another transfer.

Bus Fairness Parameters BWA Field BLT Field									V	alue	es		Description														
										Bus Width is 8 Bits (BYTE) DMAC relinquishes the bus after each transfer.																	
									01																		
MODE CONTROL REGISTER								8	OT = 0; Auto-Initialize Off DIR = 1; Write Cycle in Flyby BWA (see above) ADA = 1; Source is Memory Buffer BLT (see above)																		
	T1DMA T2DMA T3DMA T4DMA 1 2 1 2 1 2 1 2						TI TI T1DI 1 2 1 2 1												ГI 2				ri 2				
CTTL		L	┢																								
ADS														ľ	5						СР	U obt	ains	contro	ol of ·	the b	us
DRQ	7																										
DAK																											
HBE	Γ													$\boldsymbol{\Lambda}$								Γ					
A0	7													ſ													
	I	I	I	I	I		I	I	I	I	l	I	Dia	l gran	 n 6		I			I	I	I	I	I	I T	l L/EE/	l 1106

TABLE VII. Parameters for Programming the DMAC to Relinquish the Bus after Each Transfer (Bus Width is of One Byte, therefore Bus is Relinquished after Each Byte Transfers)



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

8	National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1(800) 272-9959 TWX: (910) 339-9240	National Semiconductor GmbH Livry-Gargan-Str. 10 D-82266 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527649 Fax: (81-41) 35-1	National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg. 7F 1-7-1, Nakase, Mihama-Ku Chiba-City, Ciba Prefecture 261 Tei: (043) 299-2500 Fax: (043) 299-2500	National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tei: (852) 2737-1600 Fax: (852) 2736-9960	National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181	National Semiconductor (Australia) Pty, Ltd. Buliding 16 Business Park Drive Monash Business Park Nottinghili, Melbourne Victoria 3168 Australia Tol: (3) 558-9990 Fax: (3) 558-9998
---	--	--	--	--	--	--

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.