# Understanding National's NM95C12 EEPROM with Programmable Switches

#### INTRODUCTION

National's NM95C12 is a 1024-bit Serial EEPROM with 8 programmable switches. These outputs can provide logic and analog switch inputs and outputs on a parallel bus, allowing this device to perform functions such as polling via the serial bus, interrupts via the serial bus and converting parallel data onto the serial bus.

#### FUNCTIONAL DESCRIPTION

*Figure 1* is a block diagram of the NM95C12. It consists of a 61-word x 16-bit EEPROM array, a 16-bit Initial Switch Register (ISR), a 16-bit Switch Configuration Register (SCR), a 16-bit Switch Readback Register (SRR), four identical blocks of switch logic, programming and power-up circuits and control logic.

Addresses 0–60 of the EEPROM are available to the user as general purpose non-volatile memory. Data may be read or programmed into this memory using the appropriate instructions.

Address 61 is also an EEPROM location, but it is used as the ISR to provide the initial switch configuration information automatically on power-up. National Semiconductor Application Note 735 Sean Pitonak November 1990



Inderstanding National's NM95C12 EEPROM with Programmable Switches

Address 62 is the location of the SCR, which controls the switch logic of the output terminals. This address contains a volatile memory and therefore does not have endurance or programming time limits associated with it, allowing the outputs to be reconfigured an unlimited number of times.

Address 63 contains the SRR. This is a read-only register that reads back the logic levels present on the switch terminals. Only 8-bits of the SRR are used.

The NM95C12 also includes a Sequential Register Read function that allows the user to obtain an endless loop of data by entering the read mode and leaving the CS high.

## SWITCH CONFIGURATIONS

The 16-bit SCR format is shown in *Figure 2*. It consists of four 4-bit fields. Each field controls its corresponding switch control logic. The individual bits in each field are labelled W, X, Y and Z. Table I shows the relationship between these bit values and the resulting behavior of the terminals.

Each switch pair can be individually configured to 1 of 14 modes. Therefore both logic and analog switches can be implemented simultaneously.

The logic switch configurations are at standard TTL levels.



© 1995 National Semiconductor Corporation TL/D/11097

RRD-B30M75/Printed in U. S. A

AN-735

		SW	ITCH 4 FIGUF	RE 2. 9	SWITCH 3 SWITCH 2 SWITCH Switch Configuration Register (SCR	TL/D/11097-2	
				TA	BLE I. Switch Configurations		
MODE*	z	Y	x	w	SWITCH CONFIGURATION	COMMENTS	
0	0	0	0	0		A = 0 , $B = 0$	
1	0	0	0	1		A=0,B=1	
2	0	0	1	0		A=1,B=0	
3	0	0	1	1		A = 1 , B = 1	
4	0	1	0	0		A = 0 , $B = Tristate$	
5	0	1	0	1	• • • • • • • • • • • • • • • • • • •	A = B	
6	0	1	1	0	С Ф. В В В В В В В В В В В В В В В В В В	A = B	
7	0	1	1	1		A = 1 , B = Tristate	
8	1	0	0	0		A = Tristate ,B = 0	
9	1	0	0	1	• • • • • • • • • • • • • • • • • • •	B = A	
10	1	0	1	0	ФА ФВ	B = Ā	
11	1	0	1	1	оо А ^о в	A = Tristate ,B = 1	
12	1	1	0	x		Analog Switch Open	
13	1	1	1	x		Analog Switch Closed	

For example, in Mode 1, Terminal A would be driving  $V_{OL}$  and Terminal B would be driving  $V_{OH}.$  In Mode 5, where an input and output structure exists, Terminal A would be driving  $V_{IL}$  or  $V_{IH}.$  The switches also include a TRI-STATE® mode to represent an open terminal.

Each switch pair can also function as input/output terminals in Modes 5, 6, 9, 10 and 13. Modes 4, 7, 8, 11 and 12 represent the same input/output functions, but with the switch in the "open" configuration.

## POWER-UP MODE

When the NM95C12 is powered-up:

- 1. The data previously stored in the ISR is automatically transferred to the SCR.
- 2. The SCR controls the switch logic, producing the switch configuration of the terminals A1 through A4 and B1 through B4.

The switch configuration is valid 1 ms after the device power supply reaches 4.5V or greater.





#### INPUT MODE

The SRR allows the current logic level present at the switch terminals to be read back on the MICROWIRETM bus:

- 1. The states of the output terminals are loaded into the SRR by reading address 63.
- 2. The control logic allows the 8-bit parallel input to be converted to serial output on the DO pin.

The bit assignments and the conceptual function of the SRR are shown in *Figure 7*. Only bits 15 through 8 are used; Bits 7 through 0 are always read as logical 0.

The SRR Read Timing diagram is shown in *Figure 8*. Note that it is valid to terminate any read cycle early, allowing the

user to avoid reading Bits 7 through 0 if that is desired. It is also valid to include leading zeros after the CS has gone high and before sending the start bit. Combining leading zeros and terminating the read cycle early may help simplify device control and speed read cycles.

Mode 12, Analog switch open, is valid for SRR input mode. For switch mode 13 (Analog switch closed), the SRR will not report the actual levels present at the terminals due to the analog levels. As a default, bits 15 through 8 of the SRR will be all 0's to indicate a closed analog switch. This is done to avoid ambiguous logic levels which could exist when the device is used in the Analog switch mode.



**AN-735** 

## SEQUENTIAL REGISTER READ FUNCTION

In a read mode, normally the CS input is made LOW after the last data bit is shifted out. However, if the CS input is left HIGH and clocking continues, data from the next address location will be delivered on the DO pin. This sequential read can continue indefinitely whereby the address is automatically incremented after delivering 16 bits of data. In this mode the address count will continue through the ISR, SCR and SRR and then wrap around to Address 0.

During a sequential register read there will be a dummy bit preceding the first word read, after which, the bit stream will be continuous without any dummy bit separating the data words.

#### WRITE CYCLE CONSIDERATIONS

After loading the WRITE instruction and the 16-bit data, the chip enters into a self-timed programming cycle when CS is forced LOW before the next rising edge of the SK clock (refer to *Figure 9*). The timer status is available on the DO pin if the CS input is forced HIGH within 1 ms of starting the programming cycle. LOW on the DO pin indicates that programming is still in progress (BUSY), while HIGH indicates that the device is READY for the next instruction.

If the CS input is made HIGH for status observation, it must be made LOW when READY is indicated before loading the next instruction.

#### CONCLUSION

National's NM95C12 offers users the standard functionality of a 1024-bit EEPROM and includes 8 programmable terminals that can be used to implement both logic and Analog switch functions simultaneously. These switches can be used, for example, to replace mechanical DIP and SPST switches, as well as allow interrupt polling via the serial bus. When the device is powered-up, the switch configuration is automatically transferred to the output terminals. The terminals can be updated easily by executing a write cycle. In the input mode, the current logic level at the output terminals is read into the device and output onto the serial bus.

The NM95C12 combines unique and useable features with the simplicity of standard EEPROM functionality.



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications