Enhancing the Performance of Serial CMOS EEPROMs



Enhancing the Performance of Serial CMOS EEPROMs

TABLE OF CONTENTS

- 1.0 COMPARING SERIAL EEPROM INTERFACE STANDARDS
- 2.0 I²CTM BUS MEMORY SIZE
- 2.1 I²C Bus Concept
- 2.2 EEPROM Memory on the I²C Bus
- 2.3 Bank Switching I²C EEPROMs
- 3.0 ACCESSING SERIAL EEPROMs
- 3.1 I²C System
- 3.1.1 Random Read
- 3.1.2 Sequential Read3.1.3 Current Address Read
- 3.1.3 Current Address Re 3.1.4 Byte Write
- 3.1.4 Dyte write
- 3.1.5 Page Write

- 3.1.6 Typical Twr vs Maximum Twr
- 3.2 MICROWIRE™ Systems
- 3.2.1 Read Mode
- 3.2.2 Sequential Read
- 3.2.3 Write Mode 3.2.4 Typical Two
- 3.2.4 Typical T_{wp} vs Maximum T_{wp}
 4.0 WRITE PROTECTED MEMORY SYSTEMS
- 4.0 WRITE PROTECTED MEMOR 4.1 I²C EEPROMs
- 4.2 MICROWIRE™ EEPROMs
- 5.0 EEPROM ENDURANCE AND SYSTEM LIFETIME
- 5.1 EEPROM Definitions
- 5.2 Read Cycles
- 5.3 Data Changes and Endurance
- 6.0 CONCLUSION

AN-822

COPS™ microcontroller and MICROWIRE™ are trademarks of National Semiconductor Corporation. I2C™ is a trademark of Philips.

© 1995 National Semiconductor Corporation TL/D/11429

RRD-B30M75/Printed in U. S. A.

INTRODUCTION

This application note presents a number of solutions to help a system designer overcome some possible limitations of serial Electrically Erasable PROMs (EEPROMs) to obtain greater system performance and flexibility.

This note assumes that the reader is familiar with National Semiconductor's range of MICROWIRE EEPROMs (NM93Cxx and NM93CSxx) and I²C (NM24Cxx) devices.

1.0 COMPARING SERIAL EEPROM INTERFACE STANDARDS

The two industry standard serial interfaces for EEPROMs are the MICROWIRE and I²C-bus specifications. The key features of these two interfaces are shown in *Figure 1*.



The key advantages of the MICROWIRE interface compared to the I^2C-bus are:

- Higher system speed (1 MHz vs 100 kHz)
- Greater memory size (unlimited vs 16 kbit maximum)
- Address programming pins are not required on peripherals

The key advantages of the I²C-bus are:

- Only requires 2 pins (SDA and SCL)
- · Allows easy implementation of a multi-master system

Both interface standards are supported by a variety of microcomputers; some have dedicated interfaces built-in (for example National Semiconductor's COPSTM), while other microcomputers can interface to either standard by toggling I/O port pins as required.

2.0 I²C-BUS MEMORY SIZE

2.1 I²C-Bus Concept

The I²C-bus uses two wires, serial data (SDA) and serial clock (SCL) to carry information between various integrated circuits connected to the bus. Each device is recognized by a unique address and can operate as either a transmitter or receiver depending on the function of the individual device. A typical I²C-bus system is shown in *Figure 2*.



FIGURE 2. A Typical I²C-Bus System

In addition to transmitters and receivers, devices can also be defined as masters or slaves when performing data transfers.

A master is: - the device which initiates data transfer

- generates clock signals
- terminates a data transfer
- e.g., a microcomputer
- A slave is: the device addressed by a master

— e.g., a memory

Note: The I²C-bus is a multi-master bus; each master generates its own clock signals when transferring data on the bus.

2.2 EEPROM Memory on the I²C-Bus

The I²C-bus specification allows a maximum of 16 kbits of EEPROM. The 4-bit device type identifier string which follows the START condition is 1010 for EEPROMs. National Semiconductor manufactures a range of different size I²C EEPROMs (2k, 4k, 8k, and 16 kbits) to allow a system designer to select the amount of memory required.

EEPROMs on the I²C-bus may be configured in any manner required, providing the total memory addressed does not exceed 16 kbits. EEPROM memory Addressing is controlled by two methods:

- Hardware configuring the A0, A1, and A2 pins (device address pins) with pull-up or pull-down resistors
- Software addressing the required PAGE BLOCK within the device memory array (as sent in the slave address string)

Pin Descriptions

| Serial Clock (SCL) | an input used to clock data into and out of the memory |
|----------------------------|--|
| Serial Data (SDA) | a bidirectional pin used to transfer data into and out of the device |
| Device Address Inputs | connected to V_{CC} or V_{SS} to configure EEPROM address |

| Device | A 0 | A1 | A2 | Effect of Address |
|------------|------------|-----|-----|----------------------------------|
| NM24C02/03 | ADR | ADR | ADR | $2^3 = 8$ (8) × (2k) = 16k |
| NM24C04/05 | х | ADR | ADR | $2^2 = 4$ (4) × (4k) = 16k |
| NM24C08/09 | Х | X | ADR | $2^{1} = 2(4) \times (8k) = 16k$ |
| NM24C16/17 | Х | Х | Х | $2^0 = 1$ (1) × (16k) = 16k |

ADR-active pin used for device addressing

X—not used for addressing (must be tied to ground/V_{SS})

Many applications now require greater than 16 kbits of EEPROM on an $I^{2}C$ system. For the purpose of this application note we will consider how to use multiple 16 kbit (NM24C16/17) devices in an $I^{2}C$ bus system to increase the total memory size.



2.3 Bank Switching I²C EEPROMs

A circuit to increase the EEPROM memory size of the I²C bus, while still maintaining full software and hardware compatibility, is shown in *Figure 3*.

The circuit connects the serial clock (SCL) to each memory device, but the serial data (SDA) is connected by a multiplexed, bidirectional analog switch (MM74HC4051). The MM74HC4051 is an 8-channel analog multiplexer which connects together the outputs of 8 digitally controlled analog switches, thus achieving an 8-channel multiplexer. These switches are bidirectional, allowing any analog input to be used as an output and vice-versa. They have a low "on" resistance, typically 50 Ω or less.

The MM74HC4051 is controlled by four inputs; INH which enables the switches to be "on" and inputs A, B and C which select one of the eight switches. The master (micro-controller) generates these four control signals to the MM74HC4051 directly.

- In this case a typical software flow would be:
- set microcontroller port pins to select the NM24C16/17 required
- − [DEVICE TYPE] → [DEVICE ADDRESS] → [PAGE BLOCK ADDRESS] → [BYTE ADDRESS]

This means that this low cost solution still maintains full $I^2C\mbox{-}bus$ compatibility.

Worst Case Analysis

| I ² C-Bus Specification | MM74HC4051 Solution Specification | | |
|---|--|--|--|
| C _{max} = 400 pF (Note 1) f _{max} = 100 kHz (Note 2) = 10 μs Period | C _{IN} = 90 pF max t _{PD} = 15 ns max = 5 ns typical | | |
| $I_{OL} max = 3 mA$ | $R_{ON} max = 140\Omega$ | | |

Note 1: The maximum number of devices connected to the $I^{2}C$ -bus is controlled by the maximum allowable capacitance which is 400 pF per line.

Note 2: The maximum I₂C system clock is 100 kHz. The propagation delay through the MM74HC4051 is small enough to ensure that data set-up time of 250 ns min is not violated.

3.0 ACCESSING SERIAL EEPROMs

3.1 I²C System

READ Operations

3.1.1. Random Read

Random read allows the master to access any memory location in a random manner. The master first performs a "dummy" write operation, then issues a start condition followed by the slave address and then the word address to be read. (See Figure 4.)



3.1.2 Sequential Read

A sequential read operation allows the master to read a continuous stream of data from the memory without having to keep clocking in the word address and waiting for the memory to assert the ACK signal.

Sequential reads can be initiated as either a current address read or random access read. The first word is transmitted as normal, however, the master now responds with an acknowledge (ACK) to indicate that it requires additional data. The memory continues to output data for each ACK received until the master does not send an ACK and generates a STOP condition.

The address counter increments all word address bits, allowing the entire memory contents to be read during one operation. When the top memory address is reached then the counter "rolls-over" to zero and continues counting. (See *Figure 5*.)



FIGURE 5. Sequential Read

3.1.3. Current Address Read

Internally the NM24Cxx devices contain an address counter that maintains the address of the last word accessed, incremented by one. Therefore, if the last access (either a read or write) was to address n, the next read operation would access data from address n + 1, without the need for the master to transmit the 8-bit word address and then wait for the NM24Cxx acknowledge signal before transmitting the data. (See *Figure 6.*)



All NM24Cxx EEPROMs have a Write cycle time of T_{wr} = 10 ms MAXIMUM for 5V systems.



- this ensures that all "worst-case" write cycles will be finished

or

2. Master "polls" memory to detemine if the write cycle is complete $T_{wr} TYP = 5 ms$

With option 2 the master can start polling immediately after starting the internal memory write cycle as follows:

 $[\text{STOP}] \rightarrow [\text{START}] \rightarrow [\text{SLAVE ADDRESS FOR WRITE OPERATION}] \rightarrow [\text{POLL ACK}]$

IF no ACK then NM24Cxx still BUSY doing internal write

else NM24Cxx completed write cycle

master can proceed with next read or write operation.

This method can make significant improvements to overall system performance.

Note: After receiving a no acknowledge the master should output a stop condition to free the I²C-bus for other operations.

3.2 MICROWIRE Systems

3.2.1 Read Mode

A typical Read access is shown in *Figure 9*. The rising edge of CS is used to select and reset the EEPROM. Then the microcomputer clocks in the start bit and opcode for a read cycle using serial clock (SK) and Data In (DI pins). This is followed by the address where data is to be read from, after which the data is output via Data Out (DO) pin.





All MICROWIRE EEPROMs can use options 1 or 2, and in the case of the NM59C11 there is a separate RDY/BUSY pin which the microcontroller/microprocessor can poll to determine the programming status.

4.0 WRITE PROTECTED MEMORY

4.1 I²C EEPROMs

National Semiconductor manufactures two versions of I²C EEPROMs: a "standard" version (NM24C02/04/08/16) and a "secure" version (NM24C03/05/09/17). The "secure" devices are fully software compatible with the standard devices plus they use one of the unused pins to implement a hardware write protect for the upper half block of the memory array.



FIGURE 12. I²C Secure Memory System

If the master does attempt to write to the protected memory, then the NM24C03/05/09/17 will accept the slave and word addresses, but will not generate an ACK, thus the programming cycle will not be started when the STOP condition is asserted.

4.2 MICROWIRE EEPROMs

All NM93CSxx devices have the security feature which allows the user to define a portion of the memory to be write protected, either permanently or temporarily. This is useful for storing secure information in a system, such as calibration data. To control the secure memory involves a combination of setting a hardware pin and various software instructions as shown in *Figure 13*.



Typical Instruction flow for Maximum Data Protection

- Although EEPROM in non-volatile, the problem exists that stored data can be destroyed during power transitions.
- All National Semiconductor serial EEPROMs when initially powered up are in Program Disable Mode. In this mode it will
 abort any requested Erase or Write cycles.

5.0 EEPROM ENDURANCE AND SYSTEM LIFETIME

5.1 EEPROM Definitions

The two main specifications which determine the system reliability and lifetime of an EEPROM are Endurance and Data Retention.

Endurance: The number of data changes of an EEPROM before any bit fails to write correctly.

Data Retention: The ability of an EEPROM cell to retain charge once it has been programmed for extended periods under static or dynamic conditions of voltage or temperature.

Parameters which affect Endurance are:

- Programming Duty Cycle and Waveform: Although the NM93Cxx devices can have a F_{SK} (max) 1 MHz, it is important to make sure that the duty cycle is such that t_{SKH} (SK high time) and t_{SKL} (SK low time) have a minimum value of 250 ns.
- Ambient Write Cycle Temperature: The colder the operating temperature the better the endurance will be. For example 25°C vs 90°C will show approximately a 2:1 improvement.
- Programming Time: All National EEPROMs are self-timed and the programming time cannot be varied by the user, guaranteeing reliable system and lifetime performance.
- Programming Voltage: The lower the programming voltage V_{PP} the longer the required timing period T_{wp}. All National's EEPROMs operate from a single V_{CC} supply and have an on-board V_{PP} generator which is V_{CC} independent. This ensures that all National EEPROMs are both easy to use and highly reliable. The programming voltage cannot be varied by the user.

5.2 Read Cycles

Read cycles are non-destructive so all EEPROMs have the capability for an infinite number of reads.

5.3 Data Changes

With an EEPROM it is important to look at the endurance or number of write cycles the device can support. There are three types of write sequence to consider with EEPROM technology:

1) Erase before Write

As the names suggests, a memory location must be erased before it can be written to. A typical software flow for a write instruction is:

- send ERASE instruction to memory address n
- send WRITE instruction to memory address n

Disadvantages

- must perform 2 dedicated instructions
- slower system performance (2 instruction cycles, 2 T_{WP} delays)
- each write operation requires 2 data changes;
- i.e., endurance specification is effectively halved

2) Autoerase

- send WRITE instruction
- EEPROM automatically performs ERASE instruction, then performs the WRITE operation

Disadvantages

- still need 2 data changes for each WRITE cycle, thus reducing system performance and halving endurance rating

3) Direct Write

- single WRITE instruction, no ERASE needed
- writes over existing memory contents
- eliminates ERASE cycles

Advantages

- single instruction, faster system performance
- single data change for each WRITE instruction

All National Semiconductor CMOS EEPROMs (both MICROWIRE and I²C) use Direct Write method giving the highest system performance, reliability and endurance characteristics of CMOS EEPROMs available on the market today.

When looking at EEPROM endurance specifications it is necessary to look more specifically at the number of data changes (ERASE & WRITE) per write cycle. National specifies 1 write cycle to be 2 data changes (to be consistent with other manufacturer's datasheets whose products are either Erase before Write or Auto Erase), so the figure of 500k Write cycles is actually equivalent to an endurance figure of 1 Million (10⁶) data changes.

National Semiconductor produce full product qualification booklets giving process performance and reliability characteristics; for a copy contact your local National Sales representative.

| 60.00 | ICLUSION | | | | | |
|---|---|--|--|--|--|---|
| | | offer the widest ray | ngo of corial EEDE | OMs covoring two m | ain industry standard | corial interfaces: |
| | | | inge of senai EEFF | TOWS COvening two In | iani industry standaru s | senai interiaces, |
| | OWIRE: . NM93Cxx, NM93 | 3CSxx | | | | |
| | | bit (16 kbit coming | a) | | | |
| 12C: | | | | | | |
| | . NM24Cxx | | | | | |
| size | e: 2k → 16 kbits | S | | | | |
| All these | e EEPROMs offer | r the same high sp | ecifications of: | | | |
| Enduran | nce: | 10 ⁶ data changes | | | | |
| Direct W | Vrite: | no erase cycle red | quired | | | |
| Data Re | | greater than 40 ye | | | | |
| | | typical write cycle | | | | |
| | - | NM93CSxx, NM24 | | | | |
| | | NM93CSxx, NM24 | | | | |
| - | | | | lacionarta achieve hi | ab naufaunanaa biabb | velieble oveterne |
| | | m easy to use, allo | owing the system of | lesigner to achieve hig | gh performance, highly | reliable systems. |
| REFERE | | Maman Databaak | | | | |
| | | Memory Databook CMOS Logic Datat | | | | |
| National | | Civico Logio Dalar | 500K | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | •• | | | | |
| LIFE S | SUPPORT POLIC | ÷Υ | | | | |
| | | | JTHORIZED FOR | USE AS CRITICAL | . COMPONENTS IN | LIFE SUPPORT |
| NATIO | NAL'S PRODUC | TS ARE NOT AU | | | . COMPONENTS IN DF THE PRESIDENT | |
| NATIOI DEVICE | NAL'S PRODUC ES OR SYSTEM | TS ARE NOT AU | E EXPRESS WRI | | | |
| NATIOI DEVICE SEMIC | NAL'S PRODUC ES OR SYSTEM ONDUCTOR CO | TS ARE NOT AU IS WITHOUT THE RPORATION. As (| E EXPRESS WRI used herein: | TTEN APPROVAL (| OF THE PRESIDENT | OF NATIONAL |
| NATIO DEVICE SEMIC 1. Life | NAL'S PRODUC ES OR SYSTEM ONDUCTOR CO support device | TS ARE NOT AU IS WITHOUT THE RPORATION. As a ps or systems a | E EXPRESS WRI used herein: are devices or | 2. A critical comp | OF THE PRESIDENT | OF NATIONAL |
| NATIO DEVICE SEMIC 1. Life syste | NAL'S PRODUC ES OR SYSTEM ONDUCTOR CO support device rems which, (a) | TS ARE NOT AU IS WITHOUT THE RPORATION. As a are intended for s | E EXPRESS WRI used herein: are devices or surgical implant | 2. A critical comp support device o | OF THE PRESIDENT onent is any compo r system whose failure | OF NATIONAL onent of a life e to perform can |
| NATIOI DEVICE SEMICE 1. Life syste into | NAL'S PRODUC ES OR SYSTEM ONDUCTOR COl support device tems which, (a) the body, or (b) | TS ARE NOT AU IS WITHOUT THE RPORATION. As a as or systems a are intended for s support or sustain | E EXPRESS WRI used herein: are devices or surgical implant life, and whose | 2. A critical comp support device o be reasonably ex | OF THE PRESIDENT onent is any comport r system whose failure rected to cause the | OF NATIONAL onent of a life to perform can failure of the life |
| NATIO DEVICE SEMIC 1. Life syste into failu | NAL'S PRODUC ES OR SYSTEM ONDUCTOR COL support device tems which, (a) the body, or (b) ire to perform, w | TS ARE NOT AL IS WITHOUT THE RPORATION. As a as or systems a are intended for support or sustain hen properly used | E EXPRESS WRI used herein: are devices or surgical implant life, and whose d in accordance | TTEN APPROVAL C 2. A critical comp support device o be reasonably ex support device of | OF THE PRESIDENT onent is any compo r system whose failure | OF NATIONAL onent of a life to perform can failure of the life |
| NATIO DEVICE SEMIC 1. Life syste into failu with | NAL'S PRODUC ES OR SYSTEM CONDUCTOR COI support device the body, or (b) ire to perform, w instructions for | TS ARE NOT AL IS WITHOUT THE RPORATION. As a are intended for s support or sustain hen properly used use provided in th | E EXPRESS WRI used herein: are devices or surgical implant life, and whose d in accordance ne labeling, can | 2. A critical comp support device o be reasonably ex | OF THE PRESIDENT onent is any comport r system whose failure rected to cause the | OF NATIONAL onent of a life to perform can failure of the life |
| NATIO DEVICE SEMIC 1. Life syste into failu with be r | NAL'S PRODUC ES OR SYSTEM CONDUCTOR COI support device the body, or (b) ire to perform, w instructions for | TS ARE NOT AL IS WITHOUT THE RPORATION. As a as or systems a are intended for support or sustain hen properly used | E EXPRESS WRI used herein: are devices or surgical implant life, and whose d in accordance ne labeling, can | TTEN APPROVAL C 2. A critical comp support device o be reasonably ex support device of | OF THE PRESIDENT onent is any comport r system whose failure rected to cause the | OF NATIONAL onent of a life to perform can failure of the life |
| NATIO DEVICE SEMIC 1. Life syste into failu with be r | NAL'S PRODUC ES OR SYSTEM ONDUCTOR COL support device tems which, (a) a the body, or (b) irre to perform, w instructions for reasonably expec | TS ARE NOT AL IS WITHOUT THE RPORATION. As a are intended for s support or sustain hen properly used use provided in th | E EXPRESS WRI used herein: are devices or surgical implant life, and whose d in accordance ne labeling, can | TTEN APPROVAL C 2. A critical comp support device o be reasonably ex support device of | OF THE PRESIDENT onent is any comport r system whose failure rected to cause the | OF NATIONAL onent of a life to perform can failure of the life |
| NATIO DEVICE SEMIC 1. Life syst into failu with be r to th | NAL'S PRODUC ES OR SYSTEM ONDUCTOR COL support device tems which, (a) a the body, or (b) inter to perform, w instructions for reasonably expect the user. | TS ARE NOT AL IS WITHOUT THE RPORATION. As a are intended for s support or sustain hen properly used use provided in the ted to result in a second | E EXPRESS WRI used herein: are devices or surgical implant life, and whose d in accordance he labeling, can significant injury | TTEN APPROVAL C 2. A critical comp support device o be reasonably es support device o effectiveness. | DF THE PRESIDENT onent is any compor r system whose failure xpected to cause the or system, or to affe | OF NATIONAL onent of a life to perform can failure of the life act its safety or |
| NATIO DEVICE SEMIC 1. Life syste into failu with be r to th | NAL'S PRODUC ES OR SYSTEM ONDUCTOR COI support device tems which, (a) a the body, or (b) a ire to perform, w instructions for reasonably expec- he user. | TS ARE NOT AL IS WITHOUT THE RPORATION. As a are intended for s support or sustain hen properly used use provided in the ted to result in a s National Semiconductor GmbH Livry-Gargan-Str. 10 | E EXPRESS WRI used herein: are devices or surgical implant life, and whose d in accordance he labeling, can significant injury National Semiconductor Japan Ltd. Sumitom Chemical | TTEN APPROVAL C 2. A critical comp support device o be reasonably es support device o effectiveness. | DF THE PRESIDENT onent is any compo r system whose failure xpected to cause the to or system, or to affe system, or to affe National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco | OF NATIONAL onent of a life to perform can failure of the life act its safety or National Semiconductor (Australia) Pty. Ltd. Building 16 |
| NATIO DEVICE SEMICE 1. Life syste into failu with be r to tr | NAL'S PRODUC ES OR SYSTEM ONDUCTOR COI support device terms which, (a) a the body, or (b) a the body, or (b) a tre to perform, w instructions for reasonably expec- he user. | TS ARE NOT AL IS WITHOUT THE RPORATION. As a ses or systems a are intended for s support or sustain hen properly used use provided in th ted to result in a s National Semiconductor GmbH Livry-Gragan-Str. 10 D-82256 Furstenteldbruck Germany | E EXPRESS WRI used herein: are devices or surgical implant life, and whose d in accordance he labeling, can significant injury National Semiconductor Japan Ltd. Sumitom Chemical Engineering Center Bild, 7F | TTEN APPROVAL C 2. A critical comp support device o be reasonably es support device o effectiveness. | DF THE PRESIDENT onent is any compo r system whose failure pected to cause the for or system, or to affe nor system, or to affe be benulated Lacorda Franco 120-3A Sao Paulo-SP | OF NATIONAL onent of a life to perform can failure of the life act its safety or National Semiconductor (Australia) Pty, Ltd. Building 19, Drive Monash Buisness Park Drive Monash Buisness Park Drive |
| NATIO DEVICE SEMIC 1. Life syste into failu with ber to th | NAL'S PRODUC ES OR SYSTEM ONDUCTOR COI support device tems which, (a) a the body, or (b) inter to perform, w instructions for reasonably expec- he user. Autional Semiconductor Droporation 200 Semiconductor Drive 20. Box 56090 Santa Clara, CA 95052-8090 Fet (1600) 272-9859 | TS ARE NOT AL IS WITHOUT THE RPORATION. As a ses or systems a are intended for s support or sustain hen properly used use provided in th ted to result in a s National Semiconductor GmbH Livry-Gargan-Str. 10 D-8:2256 Furstenteldbruck Germany Tel:: (61-41) 35-0 Teles: 527649 | E EXPRESS WRI used herein: are devices or surgical implant life, and whose d in accordance he labeling, can significant injury National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bidg, 7F 1-7.1, Nakase, Mihama-Ku | TTEN APPROVAL C 2. A critical comp support device o be reasonably ey support device o effectiveness. National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rid. Tsimshatsui, Kowloon Hong Kong | DF THE PRESIDENT onent is any compo r system whose failure xpected to cause the to or system, or to affe bo grazil tota. Rue Deputato Lacorda Franco 120-3A | OF NATIONAL onent of a life to perform can failure of the life act its safety or National Semiconductor (Australia) Pty, Ltd. Business Park Drive Monash Business Park Nottinghill, Melbourne |
| NATIO DEVICE SEMIC 1. Life syste into failu with ber to th | NAL'S PRODUC ES OR SYSTEM ONDUCTOR COI support device terms which, (a) a the body, or (b) a the body, or (b) a tre to perform, w instructions for reasonably expec- he user. | TS ARE NOT AL IS WITHOUT THE RPORATION. As a ses or systems a are intended for s support or sustain hen properly used use provided in th ted to result in a s National Semiconductor GmbH Livry-Gragan-Str. 10 D-82256 Furstenteldbruck Germany | E EXPRESS WRI used herein: are devices or surgical implant life, and whose d in accordance he labeling, can significant injury National Semiconductor Japan Ltd. Sumitom Chemical Engineering Center Bild, 7F | TTEN APPROVAL C 2. A critical comp support device o be reasonably es support device o effectiveness. | DF THE PRESIDENT onent is any compo r system whose failure xpected to cause the to or system, or to affe De Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 0418-000 | OF NATIONAL onent of a life to perform can failure of the life act its safety or National Semiconductor (Australia) Pty, Ltd. Building 19, Drive Monash Buisness Park Drive Monash Buisness Park Drive |

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.