# Logical Interface Futurebus + Engine (LIFE) Design for a MC68040 Based Board

## I. INTRODUCTION

This application note describes a Futurebus + board design based upon the MC68040 CPU and the National Semiconductor LIFE Protocol Controller. This application note contains:

- A schematic diagram of the devices simulated;
- GAL® programmable logic equations for the GAL devices used, and;
- Simulation timing of the design.

Currently this design has been simulated using the Verilog modeling language. All Verilog models for the components used in this simulation were written by the author. It is assumed that the reader is familiar with the MC68040 micro-processor, GAL/PAL® design, and the LIFE Protocol and Data Path Unit. But, I will cover the LIFE Local Bus Protocol in some detail within this application note.

## **II. DESIGN DESCRIPTION**

As stated above component models were written in Verilog and used to simulate this design. The component models that have been written and used in this simulation are as follows:

- MC68040 microprocessor model, this component models the MC68040 bus timing including:
  - Read accesses, single and burst,
  - Write accesses, single and burst,
  - Transfer Burst Inhibit (TBI\_) capability,
  - Local bus arbitration including Bus Request (BR\_), Bus Grant (BG\_), and Bus Busy (BB\_),
  - The insertion of wait states to the CPU (TA\_),
  - The ability to perform a bus relinquish and retry of the present bus transaction (TA\_, TEA\_);
- LIFE Protocol Controller model. This model allows the user to simulate the LIFE local bus timing for:
  - LIFE (as local bus master) read and write accesses (single and burst),
  - Host bus (as local bus master) read and write accesses (single and burst) to Futurebus +,
  - Host bus (as local bus master) read and write accesses to the LIFE internal registers;
- 74F543 Octal Registered transceiver;
- 74xxx863 (National Semiconductor 74ALS29863) 9-bit bus transceiver;
- GAL16V8 programmable logic device used as the local bus arbiter and as a command interpreter between the LIFE and the local bus (MC68040 type protocol);

GAL® is a registered trademark of Lattice Semiconductor. PAL® is a registered trademark of and used under license from Advanced Micro Devices, Inc

© 1995 National Semiconductor Corporation TL/F/11484

National Semiconductor Application Note 836 Webster (Rusty) B. Meier Jr. June 1992



- GAL22V10 programmable logic device as the interface between the LIFE and the local bus (MC68040 type protocol);
- mem\_blk, this block simulates a memory device that can be read and written to, and supplies a data acknowledge back to the local bus via the DTACK\_ signal.

This design is a simulation of the local bus, of a Future bus  $\!\!\!\!\!\!+$  module, during:

- Read and write (single and burst) transactions across Futurebus+ with this module acting as a slave module;
- Read and write (single and burst) transactions across Futurebus + with this module acting as the master module;
- Read and write transactions to the LIFE internal registers.

Several of the signals in this design should have pull-up resistors, (i.e., LAD<31:0>, LBP<3:0>, LCP), these were provided in the simulation input file.

Both the LIFE and the MC68040 Verilog models were written to provide typical local bus timing. The user should run through any critical timing paths to guarantee that the design will work at his particular clock speed, device type, and performance requirements.

Since these models (LIFE, MC68040) were written to provide local bus timing, the models work similar to a DMA controller. The user must program in the address, whether read, write or locked access, the number of accesses to perform, etc., and then set a "go" bit in the model. This will cause the particular model to begin the transfer desired. The model will automatically try to perform burst accesses if possible. Note that the 68040 is limited to a maximum burst access of 4 transfers.

It will be noticed that this design allows a maximum of one data transfer (32 bits plus parity on the local bus) for every two bus clocks. Both the MC68040 and the LIFE allow data to be transferred every bus clock cycle. This transfer rate could be hard to sustain during MC68040 write cycles at clock speeds above 20 MHz because of the data valid time for data out of the MC68040, 74xxx863 delay, and the required data setup time to the LIFE.

### Equation #1, Transfer Speed Calculation (68040 @ 20 MHz; 50 ns Clock Period):

37 ns max (BCLK to Data Out Valud of 68040) + 8 ns max (assumed 74xxx863 Port B to A delay) + 10 ns (assumed min data setup time to LIFE) = 55 ns

As can be seen from Equation #1, it is difficult to do zero wait state transfers (even during bursting) under worst case conditions, since the time required for one write transfer is greater than one clock period at 20 MHz. But, if the user is operating at a lower frequency (or with a different CPU that has better write data timing) and can perform a data transfer per bus clock, it is easy to implement by manipulating the GAL MC68040/LIFE interface equations shown later on in this application note.

Logical Interface Futurebus + Engine (LIFE) Design for a MC68040 Based Board

RRD-B30M75/Printed in U. S. A

**N-836** 

	AL BUS PROTOCOL DESCRIPTION		matches within the 4k byte CSR space of
The LIFE Loca	al Bus Protocol employs the following signals:		this module. This signal has traveled with
CLK	The local bus clock input;		bly Bead) FIFO
LCS	When the LIFE is a local bus slave this in- put signal indicates that the present local bus access is to the LIFE internal control and status registers (CSRs);	ExtMemDec	This output signal is asserted by the LIFE when it has become the Local Bus Master in order to perform an access for some oth- or Futurebus + Master Module and the ad-
LASO	When the LIFE is local bus master this out- put signal indicates that an address will be valid at the next rising edge of CLK. When the LIFE is local bus slave this signal indicates that the LIFE is available to do a data trapeter operation specifically that it is		dress (from the Futurebus+ Master Mod- ule) matches within the 64-bit address and extent registers of the LIFE. This signal has traveled with the address through the Re- ceive (or possibly Read) FIFO.
LASI	ready to accept an address from the host. When the LIFE is local bus master this input signal indicates that the host will capture the LIFE address at the next rising edge of CLK, at which time the LIFE may continue on to the data transfer portion of the trans- action	ExtUnitDec_	Inis output signal is asserted by the LIFE when it has become the Local Bus Master in order to perform an access for some oth- er Futurebus + Master Module and the ad- dress (from the Futurebus + Master Mod- ule) matches within the 64-bit address and extent registers of the LIFE. This signal has traveled with the address through the Po
	When the LIFE is local bus slave this signal indicates that the host guarantees valid ad- dress at the next rising edge of CLK, at which time the LIFE may continue on to the data transfer portion of the transaction.	LXABOutOE	ceive (or possibly Read) FIFO. This output signal controls the 74F543 transceiver Output Enables for both the Ad- dress and Byte Selects out of the LIFE to the Local Bus when the LIFE is the Local
LDSO	<ul> <li>When the LIFE is local bus master this output signal indicates that:</li> <li>Data will be valid at the next rising edge of CLK during a LIFE write access to the local bus;</li> </ul>	LXAInOE	Bus Master. This output signal controls the 74F543 transceiver Output Enables for the Address coming into the LIFE from the Local Bus when the Host is the Local Bus Master.
	<ul> <li>The LIFE is ready to input data during a read access from the local bus.</li> <li>When the LIFE is local bus slave this signal indicates that the LIFE is available to do a data transfer operation, specifically that it is ready to read or write data from/to Future-</li> </ul>	LXAOutLE	This output signal controls the 74F543 transceiver Latch Enable for the Address coming out of the LIFE to the Local Bus when the LIFE is the Local Bus Master. This address will be latched for the duration of the data transfer cycle.
LDSI	bus+ (or its internal registers) for the host. When the LIFE is local bus master this input signal indicates that the host will read/write data from/to the Local Bus at the next ris-	LXBInOE	This output signal controls the 74F543 transceiver Output Enables for the Byte Enables coming into the LIFE from the Local Bus when the Host is the Local Bus Master.
	ing edge of CLK. When the LIFE is local bus slave this signal indicates that the host guarantees valid data at the next rising edge of CLK during a write to Futurebus+ or LIFE registers, or the host will read valid data at the next ris- ing edge of CLK	LXBOutLE	This output signal controls the 74F543 transceiver Latch Enable for the Byte Selects coming out of the LIFE to the Local Bus when the LIFE is the Local Bus Master. The Byte Selects will be latched for the duration of the data transfer cycle.
LReq	The LIFE asserts this output signal when it wishes to arbitrate for local bus mastership.	LXDOutOE	This output signal controls the 74XXX863 transceiver Output Enables for the Data out of the LIFE to the Local Bus when the LIFE
LGrant	This is an input to the LIFE from the Local Bus arbiter. When asserted it tells the LIFE that it is now the Local Bus Master.	LXDInOE	is outputting Data to the Local Bus. This output signal controls the 74XXX863 transcoluter Output Enables for Data coming
CSRDec	This output signal is asserted by the LIFE when it has become the Local Bus Master in order to perform an access for some oth-	LErr	into the LIFE from the Local Bus when the Host is inputting data to the LIFE. This input/output signal is asserted by the
	er Futurebus + Master Module and the ad- dress (from the Futurebus + Master Module)		LIFE when it has become the Local Bus Master in order to perform an access for some other Futurebus + Master Module and there was some kind of error during the address or data portion of the transfer (Ex. Party Force)

	It may also be asserted when the LIFE is a local bus slave to the 68040 ("LParEn_" input asserted) and input parity does not agree with LIFE generated parity.
LParEn	This input when asserted tells the LIFE to check the Local Bus input parity (Address, Byte Selects, Command, and Data), if a parity error exists the "LErr_" I/O pin will be asserted.
LSysReset	This I/O signal allows the local bus to force a reset of all Futurebus+ interface logic but does not drive the Freo output to Future- bus+. A Futurebus+ FREf assertion will assert LSysReset to force a system reset of the module. The module will respond with LResetDone when the reset is completed, this was not implemented in the current simulations.
LResetDone	Not implemented in these simulations.
LInterrupt	Interrupt output to the Local Bus.
LAD[31:0]	The multiplexed Address and Data I/O of the LIFE.
LBP[3:0]	The Byte Parity of the Address and Data I/O of the LIFE.

LCM[7:0] The Command I/O of the LIFE.

LCP The Command Parity I/O bit of the LIFE.

This Local Bus interface supports the following types of operations (also see the Local Bus Timing Figures):

- Read and Write (single and burst) transactions across Futurebus+ with the LIFE acting as the Local Bus Master and a Futurebus+ Slave Module;
- Read and Write (single and burst) transactions across Futurebus+ with the Host acting as the Local Bus Master and the LIFE becoming a Futurebus+ Master Module;
- Read and Write transactions to the LIFE internal registers with the Host acting as the Local Bus Master.
- Read and Write transactions to the LIFE internal registers with the LIFE acting as the Local Bus Master (in response to a Futurebus+ transaction). These types of transactions are not implemented in these simulations of the LIFE.

The LIFE generates parity for all Local Bus inputs to the FIFOs (Address, Command, Byte Selects, and Data). That is why in this system simulation parity is not generated on the local bus at all and the "LParEn\_" input is negated (LIFE does not check input parity). If the system designer has parity generated on the Local Bus he will need an extra 74F543 latched transceiver for the address parity bits and the command parity bit, they can both go in the same transceiver. The LIFE will perform a parity check of all inputs if the "LParEn\_" input is asserted.

During a Host Read Access from Futurebus + the LIFE Local Bus Interface will take in the Address for the initial Read access into the Transmit FIFO then force a bus relinquish and retry of the transaction by negating LASO and LDSO. Once the transaction reaches the head of the Transmit FIFO the LIFE will arbitrate for Futurebus + (it supports both Distributed and Central Arbitration Schemes) and complete the Read transaction. Note that this Read transaction may be split by the slave if the Master and Slave are capable of supporting Split transactions (the LIFE can support one outstanding Split Read Transaction). The LIFE Local Bus Interface will continue to force transaction retries to the Host until read data is returned via Futurebus+ (or some type of error condition occurs and asserts LInterrupt), the interface will then allow the transaction to complete. A Host Read Access from Futurebus+ can be seen at the end of the Local Bus Timing Figures.

During a Host Write Access the Address, Data, Byte Selects, Command and Parity Bits are enqueued into the Transmit FIFO. Once all the Data is enqueued the Local Bus Transaction will complete. As far as the Host is concerned the Data has been written to its Futurebus+ destination. Once the transaction reaches the head of the Transmit FIFO the LIFE will arbitrate for Futurebus+ (it supports both Distributed and Central Arbitration Schemes) and complete the write transaction. If some error occurs LInterrupt will be asserted.

When another Futurebus + Master selects this module to do a Read/Write access from/to the Local Bus of this module the transaction gets enqueued into the Receive FIFO. When it reaches the head of the Receive FIFO the LIFE arbitrates (LReq output asserted) for the local bus and once granted (LGrant input asserted) asserts the Address, Command, Parity bits and LASO. Once the Host asserts LASI the LIFE asserts the Byte Selects, Parity bits and LDSO. Once LDSI is asserted the data transfer can begin using the LDSO, LDSI protocol. When the transfer completes both LDSO and LASO are negated.

Another issue is that of a Futurebus+ read or write of the LIFE CSR space. This can happen when the LIFE is acting as a Futurebus+ Slave Module and a Master Module Reads/Writes from/to its CSR space. This transaction will be treated as a normal Futurebus+ induced Read/Write access and the address, and data during a write access, will be enqueued into the Receive FIFO of the LIFE along with the address decode (CSRDec\_ asserted in this case). When this reaches the head of the Receive FIFO the LIFE will arbitrate for the Local Bus (LReq output asserted). Once it becomes master of the Local Bus (LGrant input asserted) it will output the address, CSRDec\_, Command and Byte Selects along with LASO asserted. If the user wishes the CSR access to access the internal LIFE registers he simply asserts the LSC\_\_ input and the access will take place within the LIFE. The user may optionally access external RAM/ ROM CSR. The data will be transferred via the LDSO, LDSI protocol. This method gives complete flexibility to the user as to having any combination of LIFE internal CSR or external RAM/ROM CSR accesses.

#### IV. PROGRAMMABLE LOGIC DESCRIPTION

The GAL (or similar type PAL) programmable logic devices are straightforward to understand based upon looking at the equations that follow and the local bus timing. Even though they are simple to understand I have included a brief description of each GAL as follows:

1. 'pal\_\_68040'

This GAL is the most complex of the GALs as it performs the interface between the MC68040 CPU /the local bus/ and the LIFE Futurebus+ Protocol and Data Path Unit.

In other words it translates LIFE Local Bus Master protocol into 68040 protocol, and it translates Host (68040) protocol into LIFE protocol. Most of the terms are self explanatory except:

- ADEL\_\_\_\_ This clocked delay term asserts on the rising clock edge after the LIFE LASO asserts (address phase begins) and negates once the term CYCLING\_\_ asserts (data phase begins);
- CYCLING\_ This clocked delay term asserts on the rising clock edge after the LIFE LDSO asserts (data phase begins) and negates once the access is over (TS\_ asserted or LASO, TIP\_ negated);

DATDEL\_\_\_ This clocked delay term asserts on the rising clock edge after the LIFE LDSO asserts (data phase begins) and toggles during the data phase to guarantee two clocks per data transfer. This term negates for the final time once the access is over (TS\_asserted or LASO negated);

2. 'cmd\_pal'

This GAL converts 68040 control lines (partial, locked, and Read/Write accesses) into Futurebus+ compatible address phase commands and Futurebus+ commands into local bus control lines.

3. 'arb'

This GAL provides the Local Bus Arbitration mechanism between the MC68040 (BR\_, BG\_, and BB\_) and the LIFE Futurebus+ Protocol Controller (LReq and LGrant). It also provides Local Bus to Futurebus+ command translation for CM5, 6, 7 and MC68040 address decoding for Futurebus+ (CSFBUS\_) or the LIFE internal registers (CSREG\_).

```
begin header
                  National Semiconductor Corp.
  Company:
  Author:
                  Rusty Meier
                  May 20, 1993
  Date:
  Revision:
                  1.0
                  This PAL performs the interface between the
  Description:
                  68040 CPU and the Logical Interface Futurebus+
                  Engine (LIFE) in both the Master
                  and Slave mode. This interface allows the
                  68040 to read or write to the LIFE
                  Registers and/or Futurebus+ using the LIFE
                  FIFOs. The interface also allows the LIFE
                  to become Master of the local bus and perform
                  read and write accesses.
                  This interface allows 2 clock accesses from
                  68040 and for the LIFE.
                  'pal_68040'
  Module Name:
end header
begin Definition
DEVICE g22v10;
Inputs
                           TS_=2,
BGI_=5,
LGrant = 8,
                                              TIP =3,
         CLK = 1,
                                              LASO = 6,
         RW =4,
                                             DTACK = 9,
FBCS =13;
         LDSO = 7,
                           LBCS_ =11,
         Partial =10,
Output (COM)
                         !TA =18,
         LDSI =21,
                                              CM2 =15;
Output (REG)
         !OTIP_ =16;
Feedbacks (REG)
         !CYCLING_=23, !ADEL_=20,
DATD2 = 14;
                                             !DATDEL =19,
Feedbacks (COM)
         LASI = 22,
                         ! TEA = 17;
end Definition
begin Equations
CYCLING_ := !LBCS_ & !LGrant & LASO &
                      LDSO & TS_ & ADEL_
                                              {CPU accessing}
      # CYCLING & !LGrant & LASO & LDSO &
      !TIP & TS
# CYCLING & !LGrant & LDSO &
                                              {Hld CYCLING_}
                            !TIP_ & TS_
                                              {Hld CYCLING }
      # LGrant & LASO & LDSO;
                                              {LIFE accessing}
LASI = !LBCS_ & !LGrant & LASO & !TIP_
& !TS_ & !CYCLING_ & !TEA_ {CPU ad
# !LBCS_ & !LGrant & LASO & !TIP_
& ADEL_ & !CYCLING_ & !TEA_ {CPU ad
# LASI & !LGrant & LASO & LDSO & !TIP_
                                              {CPU add ready}
                                              {CPU add ready}
                           & TS & !TEA {Hld CPU LASI}
     # LASI & !LGrant & LDSO & !TIP_
# LGrant & EGI_ & LASO; {LIFE add ready}
LDSI = !LBCS_ & !LGrant & LDSO & !TIP_ & TS_
```

TL/F/11484-1

# LGrant & BGI\_ & LASO & LDATDEL\_ {LIFE Partial} # LGrant & BGI\_ & LASO & LDSO & DATDEL\_ & !DTACK\_; {LIFE data RDY} ADEL\_ := !LBCS\_ & !LGrant & !TS\_ & CYCLING\_ {CPU add delay} # !LBCS\_ & !LGrant & LASO & !CYCLING\_ & !DATDEL\_ & !LDSO & !TIP\_ {CPU add delay} & !DATDEL\_ & !LDSO & !TIP\_ # ADEL\_ & !LGrant & LASO & !CYCLING\_ DATDEL\_ := !LBCS\_ & !LGrant & LDSO & TS\_ & ADEL & !DATDEL & !DATD2 # !LBCS\_ & !LGrant & LDSO & TS\_ {CPU Data #1 Del} & CYCLING\_ & !DATDEL\_ & !DATD2 {CPU Data #1 Del} # BGI\_ & LGrant & LASO & LDSO & !DATDEL\_; {LIFE Data Delay} TA\_ = !LBCS\_ & !LGrant & LDSO & !RW\_ & !TEA\_ & DATDEL\_ {CPU Write Ready} # !LBCS\_ & !LGrant & LDSO & RW & !TEA & DATD2 {CPU Read Ready} # !LBCS\_ & !LGTant & !TIP\_ & CYCLING & LASI & TS\_ & !LASO & !LDSO { # !LBCS\_ & !LGTant & !TIP\_ & ADEL\_ & !LASO & !LDSO; { {CPU Bus Backoff/Retry} {CPU Bus Backoff/Retry} TEA\_ = !LBCS\_ & !LGrant & !TIP\_ & CYCLING & LASI & TS\_ & !LASO & !LDSO # !LBCS\_ & !LGrant & !TIP\_ & ADEL\_ {CPU Bus Backoff/Retry} & !LASO & !LDSO; {CPU Bus Backoff/Retry} OTIP := LGrant & BGI & LASO & LASI; {LIFE gen TIP\_} CM2 = !LGrant & LGrant; {Response, make=0} DATD2 := !LBCS\_ & !LGrant & LASO & LDSO {Caching,CM3, make=0} & DATDEL & TS & !DATD2 # BGI & LGrant & LASO & LDSO {CPU Data #2 Del} & DATDEL & !DATD2; {LIFE Data2 Delay} [CYCLING\_, ADEL\_, DATDEL\_, OTIP\_].c = CLK; OTIP\_.oe = LGrant & BGI\_; [TA\_,TEA\_].oe = !LGrant; [DATD2, CM2].oe = !LGrant & !TIP\_; end Equations TI /F/11484-2

```
begin header
   Company:
                  National Semiconductor Corp.
   Author:
                   Rusty Meier
   Date:
                   October 15, 1992
   Revision:
                   0.5
   Description: This PAL handles the arbitration between
                   the 68040 and the LIFE for the local
                   bus. It does this through the LReq & LGrant
                   I/O of the LIFE and the Bus Request (BR_),
                   Bus Grant (BG_) and Bus Busy (BB_) I/O of
                   the 68040.
                   This PAL also generates command bits CM<7,6,5,3>
                   for 68040 Futurebus+/LIFE accesses.
   Module Name: 'arb'
end header
begin definition
Device gal16v8;
Inputs
                    LReq=2, BR_=3,
A31=5, A30=6,
TA_=8, TEA_=9;
         CLK=1,
         BB_=4,
TIP_=7,
Outputs (COM)

      !CSREG_=19,
      !CSFBUS_=18,
      CM5 =14,

      CM6 =13,
      CM7 =12;

Feedbacks (REG)
         LGrant =17, !BGI =16;
Feedbacks (COM)
         !BG_ =15;
end definition
begin equations
CSREG_ = !LGrant & A31 & A30 & !TIP_; {CPU accessing LIFE Reg}
CSFBUS_ = !LGrant & !A31 & !A30 & !TIP_; {CPU accessing FBUS/32}
BGI_ := !BR_ & !LReq
# !BR_ & BG_
                                            {CPU RQST, LIFE no RQST}
                                            {Hold while RQST & GRNT}
       # !BR_ & !LReq & TA_ & !TIP_
# !BR_ & BG_ & TA_ & !TIP_
# !BR_ & BG_ & TA_ & !TIP_
# !BR_ & !LReq & TEA_ & !TIP_
# !BR_ & BG_ & TEA_ & !TIP_;
[LGrant, BGI ].c = CLK;
\begin{array}{rcl} BG\_ &= & BGI\_ & & TA\\ & & & BGI\_ & & TEA\_; \end{array}
                             {68040 Bus Grant}
CM5 = BG & !BG ;
                              {32 bit address}
CM6 = BG & !BG ;
                                        \{CM6 = 0\}
CM7 = BG \& !BG ;
                                        \{ CM7 = 0 \}
[CM5, CM6, CM7].oe = !LGrant & !TIP ;
end equations
```

TL/F/11484-4

begin header Company: Author: Date: Revision: Description:	National Semiconductor Corp. Rusty Meier January 7, 1993 0.3 This PAL translates the local bus control values to the Futurebus+ command lines CM (7:0) and from Futurebus+ command to local bus control, depending upon whether the local bus is a master or slave to the LIFE Protocol Controller.					
Module Name: end header	`cmd_pa	1'				
DEVICE gall6v8;	11					
inputs LGrant SIZO =4 A1 =7, LASO =	=1, , 11;	TS_ =2, SIZ1 =3 LOCK_ =	, 5, =8,	TI: A0 LO	P=3, =6, CKE=9,	
outputs (com) CM1 = 1	9,	CM0 = 1	12;			
feedbacks (COM) !BE3_ = !BE1_ = CM4 = 1	18, 16, 4,	!BE2_ = !BE0_ = RW_ = 1	= 17, = 15, 13;			
end Definition						
begin Equations						
BE3_ = !TS_ & # !TS_ & # !TS_ & # !TS_ & # !TS_ & # BE3_ &	!SIZ1 & SIZ1 & !SIZ1 & SIZ1 & !TIP_;	SIZO & !SIZO & !SIZO SIZO	A1 & A1 &	A0 !A0	{assert {assert {assert {assert	BE3_} BE3_} BE3_} BE3_}
BE2_ = !TS_ & # !TS_ & # !TS_ & # !TS_ & # !TS_ & # BE2_ &	!SIZ1 & SIZ1 & !SIZ1 & SIZ1 & !TIP_;	SIZO & !SIZO & !SIZO SIZO	Al & Al &	!A0 !A0	{assert {assert {assert {assert	BE2_} BE2_} BE2_} BE2_}
BE1_ = !TS_ & # !TS_ & # !TS_ & # !TS_ & # !TS_ & # BE1_ &	!SIZ1 & SIZ1 & !SIZ1 & SIZ1 & !TIP_;	SIZO & !SIZO & !SIZO SIZO	!A1 & !A1 &	A0 !A0	{assert {assert {assert {assert	BE1_} BE1_} BE1_} BE1_}
BE0_ = !TS_ & # !TS_ & # !TS_ & # !TS_ & # BE0_ & [BE3_, BE2_, BE1_	!SIZ1 & SIZ1 & !SIZ1 & SIZ1 & !TIP_; ,BE0_].0	SIZO & !SIZO & !SIZO SIZO e = !LG:	!Al & !Al &	!A0 !A0	{assert {assert {assert {assert	BE0_} BE0_} BE0_} BE0_}
CM4 = !LGrant & # !LGrant &	!TS_ & !TIP_ &	!RW_; !RW_;	{Asse {Asse	ert whe ert whe	n write} n write}	
CM1 = !LGrant # !LGrant # !LGrant	& SIZ1 & & SIZO & & SIZ1 &	!SIZO !SIZ1 !SIZO	& !TS_ & !TS_ & !TIF	{Pa {CP {CP {CP	rtial Ac U Partia U Partia	cess} l} l}
<pre># !LGrant of CM0 = !LGrant of [CM4,CM1,CM0].or</pre>	& SIZO & & !LOCK_ e = !LGra	!SIZ1 & & LOCKE ant & !T	!TIP _; 'IP_;	_; {CPU {CPU Lo	J Partial	} ess}
RW_ = LGrant & RWoe = LGrant	CM4 & LA & LASO;	ASO;	{LI	FE Read	l Access}	
end Equations						

TL/F/11484-6

TL/F/11484-5



























## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

AN-836	0	National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1(800) 272-9959 TWX: (910) 339-9240	National Semiconductor GmbH Livry-Gargan-Str. 10 D-82256 Fürstenfeldbruck Germany Tei: (81-41) 55-0 Teiex: 527649 Fax: (81-41) 35-1	National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bidg. 7F 1-7-1, Nakase, Mihama-Ku Chiba Prefecture 261 Teit: (043) 299-2500 Fax: (043) 299-2500	National Semiconductor Hong Kong Ltd. 13th Filors, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tei: (852) 2737-1600 Fax: (852) 2736-9960	National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120:3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181	National Semiconductor (Australia) Pty. Ltd. Building 16 Business Park Drive Monash Business Park Nottinghill, Melbourne Victoria 3168 Australia Tel: (3) 556-9999 Fax: (3) 558-9998

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.