Interfacing the DP8432V and the 80486

INTRODUCTION

This application note shows how to interface the DP8432V-33 DRAM controller with Intel's 80486 microprocessor. The reader should be familiar with the 80486 and the DP8432V modes of operation. The nature of this application note is to give an idea of a possible configuration. After reading this application note, the reader must do an analysis for his/her particular application.

The design operates at 33 MHz and it supports "Non-Burst Cache Filling" during read cycles. This application note inserts 3 wait states during opening accesses, and 1 wait state during Non-Burst Cacheable Multiple-Cycle Sequence. The memory is interleaved every 4 double words (16 bytes) between two banks. The memory is organized in 2 Banks of 32 bits in width. Using 4M X 1 DRAMs, this arrangement gives a total memory of 32 Mb. The design uses DRAMs with output enable making transceivers in the data bus unnecessary. By having 4 Banks instead of 2 Banks, the total memory can be increased to 64 Mb. In this case, the timing calculations must be revised due to a heavier capacitive load on the output drivers.

Four timing waveforms are presented.

1. Non Delayed Back to Back Accesses to Different Banks. It shows two opening accesses, one to each bank (Memory Interleaving).

2. Delayed Back to Back Access to the Same Bank. Access-Precharge-Access.

3. Cache Filling Multiple Accesses. Fastest way of access, it transfers 16 bytes in a 5-3-3-3 fashion during the read cycle only.

4. Refresh Cycle Arbitration.

The glue logic is implemented using a 10 ns PAL and to reduce component count. This application note is applicable to the DP8431V/30V also. The logic for a second design running at 20 MHz is also presented.

DESCRIPTION

Resetting and Programming. Resetting the DP8432V is accomplished by asserting $\overline{RESET}$ for at least 16 positive edges of clock. The controller is programmed during the first memory write after a system reset. During reset $\overline{ML}$ is low. During the first memory access the 80486 starts a write cycle to a location equal to the programming selection. $\overline{CS}$, $\overline{WR}$ and $\overline{AREQ}$ will assert at the beginning of the access. When $\overline{AREQ}$ goes low, the programming bits affecting the wait logic become valid, this allows $\overline{DTACK}$ to assert and the 80486 to finish the access. At the end of the access, when $\overline{WR}$ negates, $\overline{ML}$ goes high. At this time the rest of the programming bits take effect and the 60 ms initialization period begins.

Non Delayed Opening Accesses. An access begins when the 80486 places a valid address onto the address bus and asserts $\overline{ADS\#}$. Due to the delay from Clock high to $\overline{ADS\#}$ asserted (t6 = 19 ns 80486 data sheet), it is required to latch $\overline{ADS\#}$ from the 80486 and assert it early enough during T2 to meet $\overline{ADS}$ asserted set up to CLK high ($400 in the DP8432V data sheet).

The DRAM controller will assert $\overline{RAS}$ from $\overline{ADS}$ asserted to latch the row address into the DRAM. The DP8432V guarantees the programmed Row Address Hold Time, t_{RAH}, before switching the internal multiplexor to place the column address onto the Q outputs. The DRAM controller guarantees the programmed Column Address Set Up time, t_{ASC}, before asserting $\overline{CAS}$ to latch the column address into the DRAM. $\overline{DTACK}$ is programmed to assert from the rising edge of T4 for a non delayed access (1T for R2 = 1, R3 = 0 plus 1T due to $\overline{WAITIN}$). RDY# will assert from the rising edge of T5. It takes 5 clock periods ($\sim$151 ns) to complete a non delayed access.

If the 80486 is to perform a single access, $\overline{BLAST}$ is asserted during T2. $\overline{BLAST}$ and $\overline{RDY}$ asserted negate $\overline{AREQ\&ADS}$ finishing the access.

Delayed Accesses. If the CPU requests an access in the middle of a refresh cycle, or when there are back to back accesses to the same bank, the DRAM controller will delay the second access to guarantee RAS precharge time. In this application note, the DP8432V is programmed to guarantee 3 positive edges of CLK for precharge.

During most accesses, RAS negates just before the positive edge of T2 on the second access. In these cases, **that** positive edge of CLK will count as the first positive clock of precharge.

To guarantee the precharge time, the DRAM controller will keep $\overline{DTACK}$ high during the 3 edges of precharge. After meeting precharge, $\overline{RAS}$ will assert from the 3rd positive edge of CLK, T4. to finish the access the DP8432V asserts $\overline{DTACK}$ from the positive edge of T6. The 80486 finishes the access when it samples $\overline{RDY}$ asserted at the end of T7.

If worst case timing occurs (Max PAL delay to $\overline{AREQ}$ negated, and AREQ negated to RAS negated), RAS may negate after the positive edge of T2 on the second access. In this case precharge will be longer and the complete access takes one extra clock. $\overline{RAS}$ will assert from T5, $\overline{DTACK}$ from T7 and $\overline{RDY}$ from T8. In this case the CPU will finish the access at the end of T8.

Programming 3Ts of precharge guarantees that in any case precharge will be met. If 2Ts were to be programmed, it is possible to violate the 60 ns minimum of $\overline{RAS}$ precharge when $\overline{RAS}$ negates just before the beginning of T2.

Cache Filling Multiple Accesses. Every time the 80486 addresses the DRAM array, $\overline{CS}$ asserted with $\overline{ADS\#}$ asserted latches a true signal into the KEN# input. The 80486 supports cache fill during read cycles only. If the 80486 is to perform a cache fill (see i486 data sheet for requirements for cacheable accesses), the CPU will not assert the $\overline{BLAST}$ output. $\overline{BLAST}$ high keeps $\overline{AREQ\&ADS}$ asserted, and $\overline{AREQ*ADS}$ asserted keeps $\overline{RAS}$ asserted.

The opening access finishes when the DP8432V asserts $\overline{DTACK}$ from the rising clock edge of T4 to generate $\overline{RDY\#}$ from T5. The 80486 samples $\overline{RDY}$ asserted at the end of T5. $\overline{HCAS}$ negates from the rising clock edge after $\overline{DTACK}$ asserts (end of T5).

To continue cache filling (2nd read), after the 80486 samples $\overline{RDY}$# asserted at the end of T5, (rising edge of T1 second read), it outputs a new address and asserts $\overline{ADS}$# for the second read. $\overline{ADS}$# low for the second read makes $\overline{HCAS}$ to assert from the next rising edge of clock (T2 of 2nd read). $\overline{DTACK}$ is programmed to stay low during burst accesses (R4 = 0, R5 = 0). $\overline{DTACK}$ and $\overline{HCAS}$ asserted make $\overline{RDY}$ to assert from the rising edge of T3. $\overline{RDY}$ asserted allows the i486 to latch the second piece of data. This logic allows up to 4 multiple accesses to fill the cache line. $\overline{AREQ\&ADS}$ will negate only after $\overline{BLAST}$ and $\overline{DTACK}$ assert during the last access of the cache fill.

Refresh Cycles. The DP8432V will automatically refresh a memory row every 15 μs. In cases where an access is in progress at the time of the refresh request, the DP8432V

waits for the access to finish and precharge to take place before doing the refresh. In the same way, if a refresh cycle is in progress and the i486 request a memory access, the DP8432V will insert wait states into the CPU cycle to allow refresh and precharge to finish. The DP8432V can insert a refresh cycle in between two back to back accesses.

Timing Analysis. Timing parameters with a "$" refer to the DP8430/31/32V-33 data sheet. Timing parameters starting with a "#" refer to the 80486 33 MHz data sheet. The user can calculate new timings based on the equations given. This application note uses DRAMs with t_{RAC} = 70 ns, t_{CAC} = 20 ns and t_{AA} = 35 ns.

The DP8430V/31V/32V timing parameters may have changed since this application note was written. The reader should always refer to the latest data sheet.

$400b $\overline{ADS}$ **Asserted Set Up to CLK High (8 ns min)**

= Tcp33 – Max PAL Delay to $\overline{ADS}$ Asserted

= 30.3 – 8

= 22.3 ns

$401 $\overline{CS}$ **Asserted to $\overline{ADS}$ Asserted (2 ns min)**

= (Tcp + Min PAL Delay to $\overline{ADS}$ Asserted)—(#t6 CLK to Address Valid + Max Decoder Delay)

= (30.3 + 5.5) – (19 − 14)

= 35.8 – 33

= 2.8 ns

$404 **Row/Bank Address Set Up to $\overline{ADS}$ Asserted (3 ns and 6 ns)**
$407 = (Tcp + Min PAL Delay to $\overline{ADS}$ Asserted)—(#t6 CLK to Address Valid)

= 30.3 + 5.5 – 19

= 35.8 – 19

= 16.8 ns

#t6 $\overline{RDY}$ **Set Up Time (6 ns min)**

Normal Access

= 1 Tcp33 – Max PAL Delay to $\overline{RDY}$ Asserted

= 30.3 – 8

= 22.3 ns

Cache Filling Access (6 ns min)

= 1.0 Tcp33 – Max PAL Delay to $\overline{RDY}$ Asserted

= 30.30 – 8

= 22.3 ns

t_{RAC} **Access Time from RAS**

= 4Tpc33 – (Max PAL Delay to $\overline{ADS}$ Asserted + $402 $\overline{ADS}$ to RAS Asserted + #t22 Data Set Up Time)

= 121.2 – (8 + 20 + 5)

= 121.2 – 33

= 88.2 ns

t_{CAC} **Access Time from CAS**

Normal Access (20 ns min)

= 4Tpc33 – (Max PAL Delay to $\overline{ADS}$ Asserted + $403 $\overline{ADS}$ to CAS Asserted + #t22 Data Set Up Time)

= 121.2 – (8 + 70 + 5)

= 121.2 – 83

= 38.2 ns

Cache Filling Access (20 ns min)

= 2Tpc33 – (Max PAL Delay to $\overline{HCAS}$ Asserted + Max OR Gate Delay + $14 Max $\overline{ECAS}$ Asserted to $\overline{CAS}$ Asserted + #22 Data Set Up Time)

= 60.60 – (8 + 6 + 13 + 5)

= 60.60 – (32)

= 28.60 ns

t_{AA}   **Access Time from Row Address Valid**

Normal Access (40 ns min)

$= 4Tpc33 - (\text{Max PAL Delay to } \overline{ADS} \text{ Asserted} + \$417\ \overline{ADS} \text{ to Row Address Valid} + \#t22 \text{ Data Set Up Time})$

$= 121.2 - (8 + 63 + 5)$

$= 121.2 - 76$

$= 45.2$ ns

Cache Filling Access (40 ns min)

$= 3Tpc33 - (\#t6 \text{ CLK High to Address Valid} + \$26 \text{ Address Valid to Q Valid} + \#t15 \text{ Data Set Up Time})$

$= 90.90 - (19 + 20 + 5)$

$= 90.90 - 44$

$= 46.90$ ns

t_{RP}   **RAS Precharge (60 ns min)**

RAS Negates before the Positive Edge of T2. Typical Case

$= 3Tpc - (\text{PAL Delay to } \overline{ADS}\&\overline{AREQ} \text{ negated} + \$13 \text{ AREQ to RAS negated})$

$= 90.90 - (7 + 20)$ typical case

$= 64.90$ ns

RAS Negates after the Positive Edge of T2

$= 4Tpc - \text{Max (PAL Delay to } \overline{ADS}\&\overline{AREQ} \text{ Negated} + \$13 \text{ AREQ to RAS negated})$

$= 121.20 - (8 + 25)$ worst case

$= 121.20 - 33$

$= 88.20$ ns

The controller needs to be programmed for 3 Ts of precharge. 2Ts do not provide enough precharge during cases where $\overline{RAS}$ negates just before T2.

t_{RAS}   **RAS Refresh**

Refresh is programmed for 4Ts.

PAL EQUATIONS

A 15 ns PAL16R6 is used to meet the timing calculations. The following are the equations for the PAL.

Inputs: CLK, ADS#, RESET, BLAST#, $\overline{DTACK}$, $\overline{CS}$, RW#, MIO#.

Outputs: $\overline{AREQ}$, RDY#, $\overline{HCAS}$, KEN#, $\overline{WE}$, $\overline{ML}$.

$\overline{AREQ} \sim :\ = \overline{ADS}\_ * RESET\_$
$\qquad + \overline{AREQ}\_ * RESET\_ * DTACK\_$
$\qquad + \overline{AREQ}\_ * RESET\_ * BLAST\_$

$\overline{HCAS} \sim :\ = \overline{ADS}\_ * RESET\_$
$\qquad + \overline{HACS}\_ * DTACK\_ * RESET\_$

$\overline{RDY} \sim :\ = \overline{HCAS}\_ * \overline{DTACK}\_$

$\overline{KEN} \sim :\ = \overline{ADS}\_ * RESET\_ * \overline{CS}\_$
$\qquad + \overline{KEN}\_ * \overline{AREQ}\_ * RESET\_ * \overline{CS}\_$

$\overline{MW} \sim :\ = \overline{RW} * MIO$

$\overline{ML} \sim :\ = \overline{RESET}\_$
$\qquad + \overline{ML}\_ * RESET\_ * \overline{WR}\_$
$\qquad + \overline{ML}\_ * RESET\_ * ADS\_$

DRAM CONTROLLER PROGRAMMING BITS

$\overline{ECAS} = 0$	C4 = 0	R6 = 0
B1 = 1	C3 = 0	R5 = 0
B2 = 1	C2 = 0	R4 = 0
C9 = 0	C1 = 1	R3 = 0
C8 = 1	C0 = 0	R2 = 1
C7 = 1	R9 = 0	R1 = 1
C6 = 1	R8 = 1	R0 = 1
C5 = 0	R7 = 1	

ADDRESS BUS

DATA BUS

i486

DP8432V

PAL16R6

DECODER
74ALS138

33 MHz

RESET

*Series damping resistors may not be required.

TL/F/11760–1

Non Delayed Back to Back Access to Different Banks

TL/F/11760–2

5

TL/F/11760–3

Delayed Back to Back Access to Bank 1

6

REQUEST FOR
NEXT ACCESS

WAIT STATES INSERTED
TO ALLOW PRECHARGE

ADDRESS VALID

PRECHARGE

CLK

ADS

HCAS

DTACK

RDY

ADDRESS   ADDRESS VALID   ADDRESS VALID   ADDRESS VALID   ADDRESS VALID   ADDRESS VALID

BLAST

KEN

AREQ

RAS0,1

CAS0,3

QS   ROW   COLUMN   COLUMN   COLUMN   COLUMN   COLUMN

WE

DATA   DATA   DATA   DATA   DATA

ECAS

OE

TL/F/11760–4

Non-Burst Cache Line Fill. 5-3-3-3

TL/F/11760–5

Refresh Followed by an Access to Bank 1

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.