# unctional Description and Specifications of the PCM16C02 Card Interface Device in Rev 3 DMA Mode

# \N-998

## Functional Description and Specifications of the PCM16C02 PC Card Interface Device in Rev 3 DMA Mode

National Semiconductor Application Note 998 Raymond Beahm August 1995

N

- DMA INTERFACE PIN DESCRIPTION AND BLOCK DIAGRAM
- ATTRIBUTE MEMORY MAP
- HOST-SIDE DMA REGISTER (0x3FA)
- FUNCTION CONFIGURATION OPTION REGISTER 1 (0x1040)
- DMA READ TIMING DIAGRAM AND SPECIFICATIONS
- DMA WRITE TIMING DIAGRAM AND SPECIFICATIONS

### OVERVIEW

This note provides the functional description and details of register settings necessary to configure Function 1 of the PCM16C02 to support the DMA extension to the PC Card Standard, February 1995 (i.e, Rev 3 DMA Mode). Also,

included in this note are performance specifications necessary for DMA designs. Note, the implementation of a specific PC Card design using DMA is outside of the scope of this note.

### 1.0 DMA INTERFACE PIN DESCRIPTION

During DMA Mode, nine device pins for Function 1 are configured to support the PC Card Standard DMA interface. Two of the nine device pins support the TC\_IN pin of the PC Card Standard DMA interface. The HOE# pin is configured as TC\_IN during DMA Writes, and the HWE# pin is configured as TC\_IN during DMA Reads.

Refer to the Connection Diagram in *Figure 1-1* and the Block Diagram in *Figure 1-2* while reviewing the DMA Mode Pins described in Table 1-1.





TABLE 1-1. DMA Mode Pins							
Pin Name	Pin Type	Pin No.	Level Compatibility	Internal Resistor	Description		
TC_IN	I	58, 63	TTL	>100k to V <sub>CC</sub>	Terminal Count Output from the Host		
TC_OUT#	O Tri	21	CMOS 6 mA	>10k to V <sub>CC</sub>	Terminal Count Output to Function		
DACK_IN	I	35	TTL	>100k to V <sub>CC</sub>	DMA Acknowledge from the Host		
DACK_OUT	O Tri	22	CMOS 6 mA	>10k to V <sub>CC</sub>	DMA Acknowledge Output to Function		
DREQ_IN	I	86	TTL Schmitt		DMA Request Input from Function		
DREQ_OUT (0)	0	37	CMOS 6 mA		DMA Request Output to Host		
DREQ_OUT (1)	0	42	CMOS 6 mA		DMA Request Output to Host		
DREQ_OUT (2)	0	34	CMOS 6 mA		DMA Request Output to Host		



Note: TC\_IN is HOE# for DMA Writes and HWE# for DMA Reads.

FIGURE 1-2. Block Diagram

### 2.0 ATTRIBUTE MEMORY MAP

The Attribute Memory Map remains the same except for the Reserved for Future Use Register at location (0x3FA) is defined as the Host-Side DMA Register. See Attribute Memory Map in Table 2-1.

TABLE 2-1. Attribute Memory Map

Register Description	Register Type	Address (Hex)	EEPROM
Card Information Structure	PC Card CIS	0x000-0x03E2	Yes
Pin Polarity Register	PCM16C02 Specific	0x03E4	Yes
PMGR and Clock Register	PCM16C02 Specific	0x03E6	Yes
CTERM0 Register	PCM16C02 Specific	0x03E8	Yes
CTERM1 Register	PCM16C02 Specific	0x03EA	Yes
Reserved for Future Use Registers	PCM16C02 Specific	0x03EC-0x03EE	Yes
Miscellaneous Register	PCM16C02 Specific	0x03F0	Yes
Reserved for Future Use Registers	PCM16C02 Specific	0x03F2-0x03F4	Yes
Wait State Timer Registers	PCM16C02 Specific	0x03F6	Yes
NAND Flash (NM29N16) Config Register	PCM16C02 Specific	0x03F8	Yes
Host-Side DMA Register	PCM16C02 Specific	0x03FA	Yes
Watchdog Timer Register	PCM16C02 Specific	0x03FC	Yes
Reserved for Future Use Registers	PCM16C02 Specific	0x03FE	Yes
Card Information Structure	PC Card CIS	0x0400-0x07FE	Optional
ID Register	PCM16C02 Specific	0x1000	No
EEPROM Control Register	PCM16C02 Specific	0x1002	No
EEPROM Security Register	PCM16C02 Specific	0x1004	No
Reserved for Future Use Registers	PCM16C02 Specific	0x1006-0x101E	No
Function 0 Configuration Option Register	PC Card	0x1020	No
Function 0 Configuration Status Register	PC Card	0x1022	No
Function 0 Pin Replacement Register	PC Card	0x1024	No
Unused	PC Card	0x1026	No
Function 0 I/O Event Register	PC Card	0x1028	No
Function 0 Base A Register	PC Card Extension	0x102A	No
Function 0 Base B Register	PC Card Extension	0x102C	No
Unused	PC Card Extension	0x102E-0x1030	No
Function 0 Limit Register	PC Card Extension	0x1032	No
Reserved for Future Use Registers	PC Card Extension	0x1034-0x103E	No
Function 1 Configuration Option Register	PC Card	0x1040	No
Function 1 Configuration Status Register	PC Card	0x1042	No
Function 1 Pin Replacement Register	PC Card	0x1044	No
Unused	PC Card	0x1046	No
Function 1 I/O Event Register	PC Card	0x1048	No

### 3.0 HOST-SIDE DMA REGISTER (0x3FA)

If enabled for DMA mode, the PCM16C02 will properly meet all of the PC Card Standard requirements for DMA operation including the generation of DACK and TC signals to the card function, and the passing of DREQ from the function to the host

D7-D6	D5	D4	D3	D2	D1	D0
RFU	Dreq_sel(1)	Dreq_sel(0)	TC_ppol	Dack_ppol	Dreq_ppol	RFU

**Dreq\_sel**—Selects which host-side output will become Dreq\_out when configured for DMA mode.

lf:	Dreq_sel(1)	Dreq_sel(0)	Dreq_out is:
	0	0	Spkr
	0	1	IOIS16
	1	0	Inpack
	1	1	Reserved

**TC\_ppol—**Sets the polarity for the TC output in DMA mode. If set to zero (0), TC will go low when HOE# or HWE# are asserted (low) with REG# de-asserted (high). If set to one (1), TC will go high when HOE# or HWE# are asserted (low) with REG# de-asserted (high). Default value for TC\_ppol is zero.

Dack\_ppol—Sets the polarity for the DACK output in DMA mode. If set to zero (0), DACK will go low when HIORD# or HIOWR# are asserted (low) with REG# de-asserted (high). If set to one (1), DACK will go high when HIORD# or HIOWR# are asserted (low) with REG# de-asserted (high). Default value for Dack\_ppol is zero.


Dreq\_ppol—sets the polarity for the DREQ\_OUT output in DMA mode. If set to zero (0), DREQ\_OUT will go low when DREQ\_IN is taken (low). If set to one (1), DREQ\_OUT will go high when DREQ\_IN is taken (low). Default value for Dreq\_ppol is zero.

# 4.0 FUNCTION CONFIGURATION OPTION REGISTER 1 (0x1040)

•	,		
Г	D7	D6	D5-D0
Г	SREST	LevIRFO	Function Configuration Index

DMA\_EN(D4) (For Function 1 ONLY)—If set to a one (1), function 1 is configured for DMA mode. If set to zero (0), function 1 is configured for normal I/O mode (default state). Thus Function 1 can be configured as either a standard I/O or DMA interface, however Function 0 cannot be configured as a DMA interface. Note, Function 0 can be configured as either a standard I/O or NAND Flash (NM29N16) interface.

### 5.0 DMA READ TIMING DIAGRAM AND SPECIFICATIONS



\*\*SPKR, IOIS16 or INPACK may be selected to function as DREQ\_OUT.

FIGURE 5-1. DMA Read Timing (I/O Write)

DMA Read Timing (I/O Write) Specification (See Figure 5-1)							
Symbol	Path	V <sub>CC</sub> (V)	Commercial T <sub>A</sub> = 0°C to +70°C		Units		
			Min	Max			
td DREQ(DREQ_IN)	DREQ_OUT* Delay from DREQ_IN	4.75		15	ns		
		3.0		20			
td DACK_OUT(DACK_IN)	DACK_OUT Delay from DACK_IN(REG)	4.75		18	ns		
		3.0		22	1.0		
tsu DACK_IN(IOWR)	DACK_IN(REG) Setup to HIOWR Falling	4.75	5		ns		
		3.0	5				
tsu IOWR(TC_IN)	HIOWR Setup to TC_IN(HWE) Falling	4.75	10		ns		
		3.0	10				
td TC_OUT(TC_IN)	TC_OUT Delay from TC_IN(HWE)	4.75		15	ns		
		3.0		20			
tsu HDATA(IOWR)	HDATA Setup to HIOWR Rising	4.75	100		ns		
		3.0	100		1.0		
th IOWR(HDATA)	HDATA Hold from HIOWR Rising	4.75	30		ns		
		3.0	30		1.0		
th TC_IN(IOWR)	HIOWR Hold from TC_IN Rising	4.75	10		ns		
		3.0	10		110		
tw (TC_IN)	TC_IN Pulse Width	4.75	40		ns		
		3.0	40		110		
th DREQ_OUT(DACK_IN)	DREQ_OUT Hold from DACK_IN Rising	4.75	0		_ ns		
		3.0	0				
th DACK_IN(IOWR)	DACK_IN Hold from HIOWR Rising	4.75	5		ns		
		3.0	5				

<sup>\*</sup>SPKR, IOIS16 or INPACK may be selected to function as DREQ\_OUT.

<sup>\*\*</sup>Parameter guaranteed by design.





FIGURE 6-1. DMA Write Timing (I/O Read)

DMA Write Timing (I/O Read) Specification (See Figure 6-1)

Symbol	Path	V <sub>CC</sub>	Commercial $T_{A}=0^{\circ}C$ to $+70^{\circ}C$		Units	
		(V)	Min	Max		
td DREQ(DREQ_IN)	DREQ_OUT* Delay from DREQ_IN	4.75		15	ns	
		3.0		20	110	
td DACK_OUT(DACK_IN)	DACK Delay from DACK_IN(REG)	4.75		18	ns	
		3.0		22	1 115	
tsu DACK_IN(IORD)	DACK_IN(REG) Setup to HIORD Falling	4.75	5		ns	
		3.0	5		1 115	
tsu IORD(TC_IN)	HIORD Setup to TC_IN(HOE) Falling	4.75	10		ns	
		3.0	10		1 115	
td TC_OUT(TC_IN)	TC_OUT Delay from TC_IN(HOE)	4.75		15	ns	
		3.0		20	1 115	
th IORD(HDATA)	HDATA Hold to HIORD Rising	4.75	0		ns	
		3.0	0		113	
th DACK_IN(IORD)	DACK_IN Hold from HIORD Rising	4.75	5		ns	
		3.0	5		] "	
th IORD(TC_IN)	HIORD Hold from TC_IN Rising	4.75	10		ns	
		3.0	10		113	

<sup>\*</sup>SPKR, IOIS16 or INPACK may be selected to function as DREQ\_OUT.

<sup>\*\*</sup>Parameter guaranteed by design.



NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor** 

National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

**National Semiconductor** 

Europe Fax: (+49) 0-180-530 85 86 Fax: (+49) 0-180-530 8b so Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 8 8 8 Italiano Tel: (+49) 0-180-534 16 80

**National Semiconductor** National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.