Designing and Programming a Complete HiSeC[™]-based RKE System

INTRODUCTION

This application note explains how to design, program and implement a complete high security RKE (remote keyless entry) system based on the National Semiconductor NM95HS01/02 HiSeC Rolling Code Generator and the MM57HS HiSeC Rolling Code Decoder.

It is broken down into several sections which provide detailed information for developing constituent subsystems such as the transmitter, receiver and decoder. The last section provides information for programming the system microcontroller and EEPROM, and integrating system components. This application note also provides all the necessary circuit schematics, PC board layouts, and code listings to assist the designer in developing a complete RKE system.

1.0 Transmitter Design

This section briefly discusses a few important design points to consider when implementing an RF transmitter based on the NM95HS01 HiSec Generator.

BASIC HARDWARE

Figure 1 shows a simple RF transmitter based on the NM95HS01 HiSeC Rolling Code Generator chip. This version of the HiSeC device is clocked with an RC network; the NM95HS02 version is clocked with a crystal oscillator. The two key switch inputs are connected directly to grounded, single pole switches. These device inputs have internal pullup resistors to reduce the external component count.

An indicator LED can be used in the transmitter design to provide a visual cue the device is transmitting. The TX output pin controls the base of an NPN transistor, which forms a tuned RF amplifier based on a SAW filter. The RFEN output is used as the ground for the tuned RF circuit.

BIT CODING TRANSMISSION FORMATS

The HiSeC device has eleven bit coding formats available for transmitting key data—seven for RF applications and four for IR applications. Complete waveform details for all bit coding formats are given in the data sheet for the NM95HS01/02 HiSeC Rolling Code Generator. A few details of their particular usage in transmitter applications is discussed here.

RF bit coding format 0 has a narrow bandwidth, and may require a clock recovery circuit to ease signal decoding; however, once the clock signal has been recovered, data decoding can be achieved by exclusive-ORing the data and clock streams. This bit format—like RF bit format 2—has a DC level that is independent of the data transmitted.

RF bit coding format 4, and all the IR formats, provide a constant transmit energy per message, assuming signal transmission during logic HIGH. The user should note that the high and low bit times for these formats are different, which is an important consideration when designing the transmission preamble and NRZ sync timing.

COP8™, HiSeC™ and MICROWIRE™ are trademarks of National Semiconductor Corporation. Windows® is a registered trademark of Microsoft Corporation. National Semiconductor Application Note 985 Anne Gregory Charles Watts August 1995



Designing and Programming a Complete HiSeC-based RKE System



FIGURE 1. RF Transmitter using NM95HS01 HiSeC Rolling Code Generator

RF coding formats 1, 3, 5 and 7 are PWM type formats which are relatively easy to decode. RF format 7 has a low duty cycle, which allows the RF transmitter to achieve a higher peak power. The IR formats are modulated versions of RF coding format 4, and are more suitable for IR transmitter applications. The duty cycle and number of pulses in these modes allow the user to refine IR circuit power usage.

BIT CODING TIMING BLOCK

The prescalers in the HiSeC generator timing block are configurable, and allow the user to set the time base for all bit coding formats. Either prescaler output can be used as the time base for any bit coding format if the external clock has a sufficiently low frequency, and can be scaled properly. However, the output of the first prescaler is generally intended for use with an IR transmitter, while the second prescaler divides the signal further for use with an RF transmiter.

A complete explanation of the prescalers, and examples for choosing scaling factors, can be found in the data sheet for the NM95HS01/02 HiSeC Generator.

AN-985

RRD-B30M115/Printed in U. S. A

DATA FIELD USAGE IN TRANSMISSION FRAMES

To implement efficient transmitter and decoder designs, it is important to understand the purpose and use of the individual fields in a transmission frame. These are discussed briefly below.

The preamble field, if enabled, is transmitted once with the first frame to provide a known, recognizable signal to "wake up" the microcontroller in the receiver-decoder circuit. It has a fixed format of two bit times at logic HIGH, one bit time at logic LOW, and eight zeroes encoded in the user-selected bit format. If desired, this field can be separated completely from a frame by eight LOW bit times. This is achieved by enabling the sync field in NRZ mode with all zeroes (byte 0h).

The sync field, if enabled, is sent in every frame. It provides a known bit timing reference pattern for the rest of the frame. The eight bits sent in the sync frame are fully programmable, and can be encoded in either a standard bit coding format or NRZ bit coding. If desired, part of the sync field could be used to send extra key identifier data to replace or extend the fixed identifier field.

The key ID field, if enabled, is sent in every frame. Its length can be set to 0, 20, or 24 bits. The field is sent in the selected bit coding format. Its contents are fully programmable, and it provides a unique identifier for each key to facilitate decoding, and to identify a particular key in applications where one decoder is used with several keys. It can also be used as the basis for a fixed code generator application.

The data field is sent in every frame. This 4-bit field is transmitted using the selected bit coding format. It indicates which keys have been pressed, whether a sync frame is being sent, and whether the battery level in the transmitter is low.

The dynamic code field is sent in every frame. Its length can be set to 24 or 36 bits. Increasing the field length provides additional security. The field is sent in the selected bit coding format, and provides a secure rolling code which changes with each new transmission. In a sync frame, this field is replaced by a 40 bit initialization field.

The parity field, if enabled, is an 8-bit field sent with each frame using the selected bit coding format. It is a bytewise exclusive OR-ing of all bytes in the frame from the sync field to the dynamic code field, and serves as a check on data integrity.

The stop bit is present in all frames. It is used to delimit the end of a frame for bit coding formats that require a definite end. All IR formats need this delimiter to distinguish between a "1" and a "0" in the penultimate bit of a frame. For bit coding modes where delimiting is not required, the stop bit is read as a "1".

TRANSMISSION OUTPUT POLARITY

The TxPol bit in EEPROM determines the quiescent state of the TX output line. If this bit is set to "0", the quiescent output level will be a logic LOW. If it is set to "1", the quiescent output level will be a logic HIGH, and the bit coding formats will be inverted. TxPol = 0 should be used to drive the base of an NPN transistor, as shown in the example transmitter circuit in *Figure 1*. TxPol = 1 should be used to drive an IR diode in series with a current limiting resistor.

TRANSMITTER TIME-OUT

Transmitters based on a HiSeC device can be protected against premature battery drain caused by a key held low for a period of time causing continuous transmission of data frames. If the timeout bit in EEPROM is enabled, the device will enter HALT mode after approximately 80 seconds.

TRANSMISSION INDICATION

Either the LED or RFEN outputs of the NM95HS01/02 can be used to indicate device transmission. The LED output is active during a pause, whereas the RFEN output is active during frame transmission.

2.0 Receiver and Decoder Design

This section describes how to design a HiSeC receiver-decoder system using an 8-bit microcontroller and an RF receiver. We begin by considering general IR and RF receiver designs, then use this discussion as a starting point for a more specific HiSeC RKE receiver-decoder system. The receiver-decoder system discussed here is designed with a National Semiconductor COP888CG microcontroller and a MM57HS HiSeC Rolling Code Decoder.

System design will be considered in four major sections: general RF/IR receiver design, decoder logic design, decoder software design, and a detailed explanation of how to implement the HiSeC rolling code algorithm with the sample software code provided.

GENERAL RF/IR RECEIVER DESIGN

This section discusses several basic RF and IR design issues, and example receiver system designs are described in some detail. Since most RKE systems utilize RF transmission, most of the design focus here is on RF systems.

RF Receivers

Some of the design parameters engineers encounter with RF receiver circuit design are discussed below. RF receivers for RKE applications are typically high frequency circuits that operate over the range of 240 MHz to 434 MHz. These circuits generally have low power consumption requirements (<2 mA to 4 mA), and must operate over a wide temperature range (-40°C to +85°C).

The modulation scheme most commonly used for RKE RF applications is amplitude modulation, usually in the form of pulse width modulation (PWM). This is because transmitters that provide bursts of RF pulses, instead of transmitting RF energy continuously, can be designed to radiate more power while still meeting FCC requirements. RKE receivers also tend to be high-Q circuits which helps improve bit error rates.

The RF receiver example presented in *Figure 2* is a superregenerative type receiver. This means the oscillator turns itself on and off at a predetermined rate, allowing power consumption to be reduced. This super-regenerative receiver uses a grounded-base RF amplifier (Q1) to increase sensitivity and reduce detector radiation. Q2 functions as the detector, which is basically a UHF oscillator that turns itself on and off at a 200 kHz rate. The detected signal is conditioned by a dual operational amplifier, one half of which is used to amplify the low-level RF signal, the other half is used as a comparator to drive the decoder IC.

In this circuit, a 4 μV peak RF input signal yields approximately 0.5 mV of signal at the output of A2. With these levels, the peak signal-to-RMS noise figure at the output of A1 is approximately 12 dB, which allows satisfactory decoding.



FIGURE 2. Super-Regenerative RF Receiver

IR Receivers

The center frequency (f_C) of the circuit may be varied by changing C8, with little effect on receiver sensitivity. The output of A2 produces appropriate logic level pulses for the

A voltage regulator is required in this circuit since the detector circuit has no power supply rejection capability, and small irregularities in the power supply voltage, due to ripple or load variations, could cause a loss of data.

A properly operating receiver should have very narrow pulses (6V peak, 200 kHz-400 kHz rate) across R_G . Receiver operation may be checked using pin 1 of A1 as a test point. Here, with no input signal, there should be approximately 0.2V peak-to-peak of noise. This test point may be used to tune receivers and transmitters together for maximum response.

So far, the discussion has focused on RF receivers, IR applications have similar requirements.

There are basically six stages involved in implementing an IR receiver system. The first stage amplifies the incoming signal, followed by a limiter stage that limits the signal. The third stage provides a bandpass filter, and the fourth stage is used to demodulate the signal. Next, an integrator circuit is used to sharpen the demodulated pulse, and finally, the last stage uses a comparator to ensure an appropriate logic level output.

Figure 3 shows the six basic design stages for an IR receiver stage.



FIGURE 3. Block Diagram of IR Receiver

DECODER SYNCHRONIZATION

COP888CG microcontroller.

There are two primary methods for ensuring synchronization between a HiSeC generator and decoder—using a sync frame, and performing a forward calculation of the rolling code. The first method *establishes* initial synchronization, or resynchronization, between the devices. The second method *maintains* synchronization between the devices.

In forward calculation, the decoder "forward-calculates" a predetermined number of codes ahead (known as the code window) searching for a code match. This procedure allows a decoder that was previously synchronized with a generator to miss one or more transmitted codes, and still find a match. This could occur, for example, if the transmitter was out of range, or if the key was activated in the user's pocket. The other method of synchronization is required to initialize a new decoder, to resynchronize a transmitter and decoder

after a battery change, to add or replace a new key, or if the code window is exceeded. This method requires the use of a sync frame.

TL/D/12381-3

A sync frame contains enough information for the decoder to learn a key completely. The decoder software can decide whether or not it should accept sync frames, and under what conditions. In a sync frame, the data field is set to all zeros, implying that no key has been pressed, a condition that is impossible when sending a normal data frame. This allows the software to detect a sync frame easily.

DECODER LOGIC DESIGN

The focus here is on designing a decoder system using a COP888CG microcontroller to implement the functions of signal capture, frame decoding, and program execution. When a HiSeC transmission frame is received, the decoder system can process the frame in two different ways.

The first method is to route the output of the receiver circuit directly to one of the microcontroller's input ports, where software polls the input port continuously in search of a valid frame. However, there are two problems with this approach. The first problem is with power consumption. If the microcontroller polls the input port continuously. it must remain powered up, and most CMOS microcontrollers consume between 10 mA to 25 mA in normal operating mode. In automotive applications where continous battery drain is a problem, this is unacceptable. The second problem is that the decoder is constantly trying to decode unwanted transmissions, which reduces the time available for other tasks performed by the microcontroller. In applications where power consumption is not critical, and processor multitasking is not used, such as garage door openers, this method is a valid design option.

The second method takes advantage of the capture ability of the COP888CG, and requires much less operating current. This microcontroller operates at clock speeds up to 10 MHz, and contains six timing capture registers that can measure external frequencies or time events precisely. These attributes make the COP888CG microcontroller a good choice for this RKE design.

The COP888CG capture registers can be used to capture an incoming data frame, and allows the microcontroller to be powered down to wait for a frame to be sent. The COP888CG uses approximately 3.5 mA in idle mode with a 10 MHz clock, which is far less of a current drain. Capturing also allows the microcontroller to ignore a frame that is received at a frequency other than that expected.

This capturing capability also allows a potential secondary input from the ignition system. This secondary input could be used as a safety measure to allow the decoder system to recognize and accept a sync frame only when a key is *physically placed* in the ignition system. This design option would allow the user the possibility of resynchronizing the key and decoder if synchronization is lost.

Another consideration of good decoder design is key information storage. If multiple keys are used, the decoder must have a method of storing information to recognize these multiple keys. Information storage is also required for resynchronization in cases where a data frame transmission has been missed.

A serial EEPROM, interfaced to the microcontroller, solves these problems. Each key's seed code can be stored in this additional memory, so that each time a key is activated, the next several valid codes are calculated and stored. The EEPROM can also be used to provide additional depth to the "code window" by establishing a forward code look-up table (with any number of future valid codes) for the keys in case of accidental key activation, or missed code transmission.

The last design consideration is the number and type of receiver-decoder outputs necessary to utilize the transmitted information. A complete receiver-decoder system implemented with the COP888CG can easily be designed to accomdate several outputs that each sink 20 mA loads. These outputs might be used to transfer data from the receiver-decoder to other systems of the automobile. These outputs could be RS-232C, SPI, Microwire™, Class B, or SAE J1850 protocol outputs. Please refer to the COP8™ selection guide for details of our configurable controller methodology.

Figure 4 shows a complete receiver-decoder example circuit which uses a super-regenerative RF receiver module, the input capture capability of the COP888CG, a serial EEPROM to store multiple key information and count-ahead table, two 20 mA outputs, and a Microwire port for multi-system communication.

DECODER SOFTWARE DESIGN

The decoder system software can be broken down into four major routines: Main Control, PWM Decode, Rolling Code Generation, and Output Control.

The Main Control routine begins by initializing the microcontroller variables, registers, and port states. It then places the microcontroller into idle mode. When the microcontroller awakens from idle mode by sensing a rising edge on one of the port L pins, the Main Control routine reads the captured data, then passes control to the PWM Decode routine.

The PWM Decode routine times out the data frame and restores the original transmission reception capability. It then returns control back to the Main Control routine, which stores the unencoded frame in RAM. Program control is then passed to the Rolling Code Generation routine which compares the received data frame to a table of frames previously calculated for each key. If a match is found, it writes a logic "1" into a "match register". If a match is not found, the routine writes a logic "0" into the match register. Control is again handed back to the Main Control routine, which checks the match register and passes the appropriate commands to the output register. At this point, program control is passed to the Output Control routine which executes the appropriate output response. Finally, the Main Control routine powers the microcontroller down and waits for the next data frame input capture.

THE HISEC ROLLING CODE ALGORITHM

The section above described a general approach to writing software code for an RKE decoder system. For more detailed information about the HiSeC rolling code generation algorithm, and how to implement the functions in software, please contact your local National Sales office.

3.0 Programming Information

This section briefly discusses how to program and verify the non-volatile EEPROM configuration memory on-board the NM95HS01/02 rolling code generator. It also discusses how to program and verify a NM93C86A Serial EEPROM which is used in the receiver-decoder system. A programmer, built around the National Semiconductor COP888CG microcontroller, has been developed to program both the NM95HS01/02 HiSeC Generator and the NM93C86A. Schematics, PC board layouts, and software listings for the programmer are provided, along with additional contact information.

NM95HS01/02 PROGRAMMING OVERVIEW

The NM95HS01/02 HiSeC Rolling Code Generator has four pins that are used for programming. These are the K1, K2, TX, and CKI pins. The K1 pin functions as the chip select line which times the write cycle for the 104-bit non-volatile memory. The K2 pin functions as the data strobe. The CKI pin serves as the serial clock input, and the TX pin acts as the data out pin.



COP888CG DESCRIPTION

The COP888CG is a fully static, low power, 8-bit CMOS microcontroller that contains 4,096 bytes of ROM to store program code, and 192 bytes of RAM to store register data. It has an 8-bit input, an 8-bit output, and two 8-bit bi-directional ports. The microcontroller uses a Microwire interface that allows it to communicate with a variety of serial EEPROMs. *Figure 5* shows the pin arrangement for the COP888CG microcontroller.



FIGURE 5. COP888CG Microcontroller Pin Arrangement

NM93C86A DESCRIPTION

The NM93C86A is a 16,384-bit non-volatile serial EEPROM that can be configured for either a 1,024 by 16, or a 2,048 by 8 architecture. The configuration is determined by the state of the ORG pin. If the ORG pin is tied low, the NM93C86A is configured as a 2,048 byte-wide memory; if the ORG pin is tied to V_{CC}, or left floating, the 1,024 wordwide configuration is enabled. An internal pull-up resistor assures that a floating ORG pin will be pulled high.

Figure 6 shows the pin arrangement for the NM93C86A.



PROGRAMMER DESCRIPTION

The programmer described here can be built using the schematics, PC board layouts, and software listings provided in this application note. It was designed to interface with an IBM-compatible PC through the RS-232C serial port. Any standard terminal communication software package (e.g., Windows®, PC-Talk, Kermit, etc.) may be used to communicate with the programmer.

The programmer was designed to accept specific 2-byte command sequences that tell the programmer which function to perform. For example, a 05h command tells the programmer to write the next 13 bytes of data to the EEPROM array in the NM95HS01/02. A 04h command tells the programmer to read the 13-bytes of EEPROM memory in the HiSeC device. This allows verification of the write operation.

Similarly, a 13h command causes the programmer to write the next 2,048 bytes of data to the NM93C86A EEPROM array, and a 12h command causes the programmer to read the 2,048 bytes of NM93C86A EEPROM memory into the PC, allowing the write operation to be verified.

DEVICE PROGRAMMING

The information given in this application note provides the basic tools and instructions needed to program and verify the EEPROM array contained on-board the HiSeC rolling code generator, and the external EEPROM used to provide memory capability to the HiSeC decoder.

When programming these devices, care should be taken to obey all timing requirements and programming procedures for each part. Requirements, procedures and waveforms are given in detail in the individual data sheets.







National Semiconductor ;File: Prog.asm ;Date 5-15-94 ;Author: Charles Watts ;Description: ;Assemble code for the HiSEC transmitter and external EEPROM programmer The programmer uses D0,D1,D2,D3,D7 and I7 pins for HiSEC programming. The programmer uses the Microwire interface and portG pin G0 for external ;EEPROM programming. The programmer uses the L2,L3 pins of portL for UART ; communication. Char1 Char2 from UART Read HiSEC data ;Functions 0 4 0 5 Write HiSEC data 2 Read 93C86A EE 1 1 3 Write 93C86A EE .incld cop888cg.inc .sect one, ram addl: .dsb 1 .dsb 1 addh: .dsb 1 byt: pole: .dsb 1 cnt: .dsb 1 tmp: .dsb 2 .endsect .sect code, rom, abs=0 ; ----- Initialize port & register data ----delay1 = 0f0delay2 = Of1 = 0f2 page PORTD, #00 ;Reset HiSEC I/O PORTGC, #031 ;Set G0 as output PORTGD, #00 ;Reset G port start: 1d ld 1d MSEL, CNTRL ;Enable Microwire sbit SO, CNTRL PSR, #050 BAUD, #00b ;Set Microwire strobe sbit ;Set UART ld ;Set UART for 9600, n, 8, 1 ld 2, PORTLC 5, ENUI sbit ;Enable UART sbit 3, PORTLC 3, PORTLD rbit rbit addh, #00 addl, #00 ;Clear Variables ld ld ld pole, #00 PORTD, #0a ;set K1 and K2 to 5V ----- Main Routine ----ld - - - - -: ;Get byte from UART store byte in byt getchar main: jsr ifeq byt, #030 ; if byt=0 then jump to subroutine HiSEC HISEC jp ifeq byt, #031 ; if byt=1 then jump to subroutine EE jp \mathbf{EE} ;loop until branch main jp EE: jsr getchar ;Get byte from UART store byte in byt byt, #032 eerd ifeq ;if byt=2 read eeprom contents jsr TL/D/12381-10

ifeq ;if byt=3 write data to eeprom byt, #033 isr eewt pole, #00 ;pole=0 ld jp main , HiSEC:jsr init ; clock CKI 1,536 times jsr getchar ;Get byte from UART store byte in byt IFEQ Ďyt, #034 ; if byt=4 read hisec NVM hird jsr byt, #035 ifeq ; if byt=5 write data into hisec NVM hiwt jsr main jp ----- End of main routine ---------- Subroutines will follow -----; ; ; Subroutine: eewt ; Description: The purpose of this routine is to write 2048 bytes of data into a NM93C86A EE. The data is received from the UART. The EE address is then incremented. ---------eewt: jsr ;Enable write mode ewen 1db, #tmp ;load pointer ;Get byte from UART store byte in byt top: jsr getchar ld a, byt ;get first char ;store at pointer location ;get second char х a, [b+] getchar jsr Īđ a, byt a, [b-] ;store at pointer location х ; convert ascii to binary jsr ascbin ;store byt in eeprom isr put ;advance address jsr count pole, #01 ; if pole=1 return to main ifeq ret jр top ; ; Subroutine: eerd ; Description: The purpose of this routine is to read 2048 bytes of data into a NM93C86A EE. The data is then sent to the UART. The EE address is then incremented. ; -----b, #tmp ;load pointer eerd: ld ;Get data from eeprom eelp: jsr get ; convert binary to ascii jsr binasc a, [b+] a, byt ld x ;store first ascii char jsr putchar ;send data to PC a, [b-] a, byt Īd ;store second ascii char х jsr putchar ;send data to PC ;advance address isr count pole, #01 ifeq ; if pole=1 return to main ret eelp jp eelp ; --Subroutine: hiwt Description: The purpose of this routine is to write 13 bytes of data into the HiSEC NVM. The data is received from the UART. TL/D/12381-11

hiwt:	sbit sbit rbit rbit	2, PORTD 0, PORTD 2, PORTD 0, PORTD	;set K2 to 12V ;set K1 to 12V ;set K2 to 5V ;set K1 to 5V	
lpt1:	rc ld ld sbit ld	page, #0d cnt, #00 0, PORTD b. #tmp	;reset carry ;set number of bytes to read(13 bytes) ;set cnt to 0 so first bit read is D0 ;set K1 to 12V	
	jsr ld x jsr ld x	getchar a, byt a, [b+] getchar a, byt a, [b-]	;Get byte from UART store byte in byt	
lpt:	rbit ifbit sbit sbit rbit	3, PORTD 7, byt 3, PORTD 7, PORTD 7, PORTD 2, PORTD	;set K2 to 0 ;if bit 0 in byt=1 set K2 to 5V if not skip ;set K2=5V ;clock CKI once ;	
	rbit ifeq jp ld inc	3, PORTD cnt, #07 rst1 a, cnt a	<pre>;k2 = 0 ;has byte been written ;if so jump to reset ;increment cnt ;</pre>	
	x ld rlc x jp	a, cnt a, byt a a, byt lpt	; ;shift byte once to the right ; ; :loop	
rst1:	clr x rbit	a a, cnt 0, PORTD	;set cnt to 0 ; ;set K1=5V	
lpt2:	ifbit jp drsz jp sbit rbit rbit rbit rbit rbit sbit ret	7, PORTI lpt2 page lpt1 3, PORTD 1, PORTD 1, PORTD 1, PORTD 1, PORTD 1, PORTD 1, PORTD 1, PORTD	;loop until internal programming is complete ;decrement page by 1 ;; ;	
; Sub ; Des ;	routine criptic	e: hird on: The purpose of data fro to the UART	e of this routine is to read 13 bytes m the HiSEC NVM. The data is sent C.	
hird:	sbit sbit sbit sbit rbit ld ld rc	0, PORTD 0, PORTD 0, PORTD 0, PORTD 0, PORTD page, #0d cnt, #00	<pre>;set K1 to 12V ; ; ; ;set K1 to 5V ;read 13 bytes ;set bit read to 0 ;reset carry</pre>	
				TL/D/12381-12

clr ;clear variable byt а a, byt х 0, PORTD sbit ;set K1 to 12V ;set K1 to 12V ;set K1 to 12V 0, PORTD sbit sbit 0, PORTD 0, PORTD sbit ;set K1 to 12V ;dummy bit 1 sbit 7, PORTD nop nop 7, PORTD 7, PORTD rbit ;dummy bit 2 sbit nop nop rbit 7, PORTD ; nop nop lpt3: sbit 7, PORTD ;set CKI high ;Read bit input must be on I7-bit ld a, PORTI 7, PORTD rbit ;set CKI low rlc а ld a, byt rlc ; change rrc to do bit reverse а a, byt х cnt, #07 rst2 ifeq ;has byte been read ; if so send byte jp a, cnt 1d ;increment cnt inc а х a, cnt jp lpt3 ; rst2: 1d b, #tmp jsr binasc a, [b+] a, byt putchar ĺd х ;send data to PC jsr a, [b] a, byt ĺd х jsr putchar clr a ;reset cnt х a, cnt clr a ;clear variable byt a, byt х page 1pt3 drsz ;decrement page jp 1, PORTD 0, PORTD rbit rbit ; 0, PORTD rbit ; 0, PORTD rbit ; 0, PORTD rbit rbit 0, PORTD ; sbit 1, PORTD sbit 1, PORTD ; ret ; ; ----------; Subroutine: putchar ; Description: The purpose of this routine is to send a byte ; of data to the UART. ; -----------putchar: a, byt a, TBUF ;load tbuf with byt \mathbf{x} х ; TL/D/12381-13

;check flag for end of transfer ifbit 1, ENUR a1: jp a1 delay1, #04 lđ ; delay2, #0ff ; brt: ld del: drsz delay2 ; jp del ; drsz delay1 jp brt ret ; -----. ; Subroutine: getchar ; ; Description: The purpose of this routine is to receive a byte of data and store it into the variable byt. -----; getchar: ifbit 1, ENU ;wait for received byte jp rst getchar jр rst: х a, RBUF ;get transmitted byte and put into byt х a, byt ; ret -----; Subroutine: get ; ; Description: The purpose of this routine is to get a byte ; of data from an NM93C86A EEPROM and store the value into the variable byt. get: sbit 0, PORTGD ;set CS high ld a, addh ;load high address a, #030 ; and or it with command op-code or a, SIOR ;put in shift register х sbit BUSY, PSW ;send to EE lp4: ifbit BUSY, PSW : jp lp4 a, addl ld ;load low address х a, SIOR ;put in shift register sbit BUSY, PSW ;send to EE lp5: ifbit BUSY, PSW jp lp5 ĺđ SIOR, #00 BUSY, PSW sbit ; read in dummy bit rbit BUSY, PSW BUSY, PSW ;read EEPROM byte sbit lp6: BUSY, PSW ifbit jp lp6 a, SIOR ;load that byte into byt х х a, byt rbit 0, PORTGD ;reset CS ret ; -----; Subroutine: put ; ; Description: The purpose of this routine is to write 1 byte of data into the NM93C86A. put: sbit 0, PORTGD ;set CS high ;load high address ld a, addh ;OR it with op-code ;load into shift register a, #028 or х a. SIOR sbit BUSY,PSW lp7: ifbit BUSY, PSW ;send to EE ; TI /D/12381-14

jp id lp7 a, addl a, SIOR ;load low address x ;load into shift register sbit BUSY, PSW ;send to EE lp8: ifbit BUSY, PSW jp lp8 1d a, byt ;put data into shift register a, SIOR х ;send to EE sbit BUSY, PSW lp9: ifbit BUSY, PSW lp9 qŗ lp10: ifbit SI, PORTGP ;wait for programming cycle end 1p10 jρ lp11: ifbit SI, PORTGP ;wait for DO to fall low jp lp12 jр lp11 lp12: rbit ;reset CS 0, PORTGD ret -----; Subroutine: ewen ; Description: The purpose of this routine is to enable the NM93C86A programming cycles. ; - - - - - - - - - ewen: sbit 0, PORTGD ;set CS high SIOR, #026 ld ;load op-code into shift register BUSY, PSW ;send to EE sbit lp13: ifbit BUSY, PSW jр lp13 ld SIOR, #00 ;send zero's to EE sbit BUSY, PSW lp14: ifbit BUSY, PSW jp lp14 ; rbit 0, PORTGD ;reset CS ret - - - - -; Subroutine: count ; Description: The purpose of this routine is to keep track of the EEPROM address pointer. _____ -----count: ld a, addl ;load low address and ifeq a, #0ff ; increment. if low address za ; equals hex ff then jump to jp inc ;next routine. a a, addl х ret a, addh ;check to see if high address ;is = to hex 07. if not reset low address za: ld a, #07 ifeq ;and exit. if so reset low and high address jp zc inc a х a, addh ld addl, #00 ret ld pole, #01 ;set pole to 1 to flag host routine zc: addh, #00 addl, #00 byt, #06 ld ld ;set byt to 6 so accedenal branch will ld ;not occur. ret - - - - -; -; Subroutine: init ; Description: The purpose of this routine is to clock the hisec CKI TL/D/12381-15

input 1,536 times. init: ld delay1, #06 ;upper limit loop1: ld delay2, #0ff ;lower limit loop2: sbit 7, PORTD ;clock CKI 1536 nop ;times to let nop nop nop nop rbit 7, PORTD ; chip registers ;set. drsz delay2 loop2 jp ; drsz delay1 : jp loop1 ; ret ; _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ ; ; Subroutine: binary to ascii ; Description: The purpose of this routine is to convert a binary ; byte into two ascii characters. _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ binasc: x a, byt push a ;put accum a on stack ;Most significant nibble gets printed first swap a and a, #00f ;swap upper and lower nibbles ifgt a, #009 add a, #007 add a, #030 ; if a-f add 7 hex ; convert to ascii x a, [b+] pop a and a, #00f ;Least significant nibble gets printed last ;pull a from stack ifgt a, #009 add a, #007 add a, #030 ; if a-f add 7 ;convert to ascii x a,[b-] ret -----; Subroutine: ascii to binary ; Description: The purpose of this routine is to convert a 2 ascii characters into one binary byte. . . . -----;reset carry ascbin: rc ;load first character ;if not 0 - 9 ld a, [b+] ifgt a, #039 jp h1 and a, #00f ;jump to next condition ;else mask off high nibble ;jump to shift ;if not A - F jp h3 ifgt a, #046 h1: ;jump to next condition ;else mask off high nibble jp h2 and a, #00f add a, #009 ;add 9 hex to convert nibble jp h3 ;jump to shift ; if not a - f h2: ifgt a, #066 ;jump to next condition ;else mask off high nibble jp h3 and a, #00f ;add 9 hex to convert nibble ;shift bits add a, #009 h3: swap a x a, byt ld a, [b-] ifgt a, #039 ;store into variable ;load first character ;if not 0 - 9 TL/D/12381-16

;jump to next condition ;else mask off high nibble jp h4 a, #00f h6 and jp h6 ifgt a, #046 ;jump to shift ; if not A - F ; jump to next condition ;else mask off high nibble ;add 9 hex to convert nibble h4: jp and a, #00f a, #009 add jp h6 ifgt a, #066 ;jump to shift h5: ; if not a - f jp h6 ;jump to next condition ;else mask off high nibble and a, #00f add a, #009 ;add 9 hex to convert nibble h6: or a, byt ;logical or a and byt ;store new byte in variable a, byt х ret .end start ----- end of program -----; TL/D/12381-17 THIRD PARTY SUPPORT The following contact information is provided to assist the user in selecting and maintaining COP8xx and NM95HS01/02 development tools. Manufacturer and Product Phone Numbers Xeltek-Superpro II U.S.: (408) 524-1929 +49-5722-203125 Europe: (Germany) +65-276-6433 Asia: (Singapore) BBS: (408) 245-7082 System General Turpro-1 U.S.: (408) 263-6667/(800) 967-4776 Universal Programmer +31-921-7844 (Switzerland) Europe: Asia: +886-2-9173005(Taipei, Taiwan) BBS: (408) 262-6438 The programmer described in this application note can be ordered fron National, order information NM95HSPROG.

Lit. # 100985-002

AN-985

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor	National Semiconductor	National Semiconductor	National Semiconductor
Corporation	Europe	Hong Kong Ltd.	Japan Ltd.
1111 West Bardin Road	Fax: (+49) 0-180-530 85 86	13th Floor, Straight Block,	Tel: 81-043-299-2309
Arlington, TX 76017	Email: cnjwge@tevm2.nsc.com	Ocean Centre, 5 Canton Rd.	Fax: 81-043-299-2408
Tel: 1(800) 272-9959	Deutsch Tel: (+49) 0-180-530 85 85	Tsimshatsui, Kowloon	
Fax: 1(800) 737-7018	English Tel: (+49) 0-180-532 78 32	Hong Kong	
	Français Tel: (+49) 0-180-532 93 58	Tel: (852) 2737-1600	
	Italiano Tel: (+49) 0-180-534 16 80	Fax: (852) 2736-9960	

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.