MB90495G Series
Related Documentation
More..
Feature Table
Table
APPLICATIONS

The MB90495G Series is a general-purpose, high-performance 16-bit microcontroller. It was designed for devices like consumer electronics, which require high-speed, real-time process control. This series features an on-chip full-CAN interface.

DESCRIPTION

In addition to being backwards compatible with the F²MC* family architecture, the instruction set has been expanded to add support for high-level language instructions, expanded addressing mode, and enhanced multiply/divide and bit processing instructions. A 32-bit accumulator is also provided, making it possible to process long word (32-bit) data. The MB90495G Series peripheral resources include on chip 8/10-bit A/D converter, UART (SCI) 0/1, 8/16-bit PPG timer, 16-bit I/O timer (16-bit free-run timer, input capture 0, 1, 2, 3 (ICU) ) , and CAN controller.
Note:
* : F²MC is abbreviation for Fujitsu Flexible Microcontroller. F²MC is a registered trademark of Fujitsu Limited.

FEATURES


Clock

Built-in PLL clock multiplier circuit

Choose 1/2 oscillation clock or x1 to x4 multiplied oscillation clock (for a 4-MHz oscillation clock, 4 to 16 MHz) machine (PLL) clock

Select subclock behavior (8.192 kHz)

Minimum instruction execution time : 62.5 ns (operating with 4-MHz oscillation clock and x4 PLL clock

16-MByte CPU memory space

24-bit internal addressing

External access possible through selection of 8/16-bit bus width (external bus mode)

Optimum instruction set for controller applications

Wealth of data types (Bit, Byte, Word, Long Word)

Wealth of addressing modes (23 different modes)

Enhanced signed multiply-divide instructions and RETI instruction functions

Enhanced high-precision arithmetic employing 32-bit accumulator

Instruction set supports high-level programming language (C) and multitasking

Employs system stack pointer

Enhanced indirect instructions with all pointer types

Barrel shift instructions

Improved execution speed

4-byte instruction queue

Powerful interrupt feature

Powerful 8-level, 34-condition interrupt feature

CPU-independent automated data forwarding

Extended intelligent I/O service feature (EI²OS) : maximum 16 channels

Low-power consumption (Standby) Mode

Sleep mode (CPU operation clock stopped)

Timebase timer mode (oscillation clock and subclock, timebase timer and clock timer only operational)

Clock mode (subclock and clock timer only operational)

Stop mode (oscillation clock and subclock stopped)

CPU intermittent operation mode

Process

CMOS technology

I/O Ports

Generic I/O ports (CMOS output) : 49

Timer

Timebase timer, clock timer, watchdog timer : 1 channel

8/16-bit PPG timer : four 8-bit channels, or two 16-bit channels

16-bit reload timer : 2 channels

16-bit I/O timer

16-bit free-run timer : 1 channel

16-bit input capture (ICU) : 4 channels
Generates interrupt requests by latching onto the count value of the 16-bit free-run timer with pin input edge detection

CAN Controller : 1 channel

CAN specifications conform to versions 2.0A and 2.0B

8 on-chip message buffers

Forwarding rate 10 Kbps to 1 Mbps (with 16-MHz machine clock)

UART0 (SCI) /UART1 (SCI) : 2 channels

All with full duplex double buffer

Use clock-asynchronous or clock-synchronous serial forwarding

DTP/external interrupt : 8 channels

A module for launching extended intelligent I/O service (EI²OS) and generating external interrupts through external output

Delayed interrupt generation module

Generates interrupt requests for switching tasks

8/10-bit A/D converter : 8 channels

Switch between 8-bit and 10-bit resolution

Launch through external trigger input

Conversion time : 6.13 µs (with 16-MHz machine clock, including sampling time)

Program batch function

2-address pointer ROM correction

Clock output function


DOCUMENTATION

Note: The use of Adobe's Acrobat Reader 4.0 is recommended to have all download and browsing features available for pdf files.
Datasheet Datasheet V1-00
88 pages, 847 KB
Hardware Manual Hardware Manual DRAFT V1-06
530 pages, 4236 KB
Hardware Manual Hardware Manual Corrections X1-00
58 pages, 10 KB
Package Drawing PFM package 0.65mm QFP
1 page, 49 KB
Package Drawing CR package Xmm PGA
1 page, 82 KB


Click here to look
for more recent documents!