MB90630A Series
Related Documentation
More..
Feature Table
Table
DESCRIPTION

The MB90630A series are 16-bit microcontrollers designed for high speed real-time processing in consumer product applications such as controlling video cameras, VCRs, or copiers. The series uses the F²MC-16L CPU (F²MC stands for FUJITSU Flexible Microcontroller). The chips incorporate an eight channels 10-bit A/D converter, two channels 8-bit D/A converter, UART two channels, two channels serial interface, 8/16-bit up/down counter, 16-bit I/O timer (two channels input capture, four channels output compare, and one channel 16-bit free-run timer).

FEATURES


Minimum execution time: 62.5 ns/4 MHz oscillation (Uses PLL clock multiplication), maximum multiplier = 4

Instruction set optimized for controller applications

Object code compatibility with F²MC-16(H)

Wide range of data types (bit, byte, word, and long word)

Improved instruction cycles provide increased speed

Additional addressing modes: 23 modes

High code efficiency

Access mothods (bank access, linear pointer)

High precision operations are enhanced by use of a 32-bit accumulator

Extended intelligent I/O service (access area extended to 64 KB)

Maximum memory space: 16 MB

Enhanced high level language (C) and multitasking support instructions

Use of a system stack pointer

Enhanced pointer indirect instructions

Barrel shift instructions

Improved execution speed: Four byte instruction queue

Powerful interrupt function

Automatic data transfer function that does not use instruction (IIOS)

Internal peripherals

ROM: 32 Kbytes (MB90632A), 64 Kbytes (MB90634A)

One-time PROM: 64 Kbytes (MB90P634A)

RAM: 1 Kbytes (MB90632A), 2 Kbytes (MB90634A), 3 Kbytes (MB90P634A)

General-purpose ports: 82 ports max.

10-bit A/D converter (RC successive approximation): eight channels (10-bit resolution, conversion time = 5.2µs at 4 MHz with a x 4 multiplier)

8-bit D/A converter two channels (8-bit resolution)

UART (can also be used as a serial port) two channels

I/O expansion serial interface two channels

8/16-bit PPG (can be set to either 8-bit x two channels or 16-bit x one channel) one channel

16-bit I/O timer one channel (two channels input capture, four channels output compare, and one channel free-run timer)

Clock output generator

Timebase counter/watchdog timer (18-bit)

Low-power consumption modes

The device types are classified by the initial value of the oscillation stabilization delay time.

Oscillation stabilization delay time initial value = 2.05µs: MB90630A series (MB90632A/634A/P634A)

Package: LQFP-100 (QFP-100 planned)

CMOS technology


DOCUMENTATION

Note: The use of Adobe's Acrobat Reader 4.0 is recommended to have all download and browsing features available for pdf files.
Datasheet Datasheet V5-00
107 pages, 1841 KB
Hardware Manual Hardware Manual V2-00
216 pages, 1225 KB
Package Drawing PFV package 0.5mm LQFP
1 page, 104 KB
Package Drawing PF package 0.65mm QFP
1 page, 109 KB
Package Drawing CR package Xmm PGA
1 page, 47 KB


Click here to look
for more recent documents!