|
Home
Product
Overview
68HC05
68HC08
68HC11
68HC12
68HC16
68300
M·CORE
MPC500
Product
Catalog
68HC05
68HC08
68HC11
Selector
Guides
· Microcontroller
· Development
Tool
Technical
Support
Development
Tools
Documentation
Errata
Sheets
FAQs
Third
Party
Tutorial
Contact
Us
How
to buy
For
add'l support
Other
MCU
Site Map
Web
Links
|
|
68HC705BD7:
Microcontroller
|
|
|
The
MC68HC05BD3 HCMOS microcontroller is a member of the M68HC05
Family of low-cost single-chip microcontrollers. This 8-bit
microcontroller contains an on-chip oscillator, CPU, RAM,
ROM, parallel I/O capability with pins programmable as input
or output, M-Bus serial interface system (I2C), Pulse Width
Modulator, Multi-Function Timer, and Sync Signal Processor.
There features make it particularly suitable as a multi-sync
monitor MCU.
|
|
|
68HC705BD7
Features
|
- 68HC05 Core
- 256 Bytes of RAM
- 11.5K-Bytes of User EPROM for HC705BD7
- 40-pin DIP and 42-pin SDIP packages
- 26 Bidirectional I/O lines: 14 dedicated and 12 multiplexed
I/O lines. 4 of the 14 dedicated I/O lines and 6 of the
12 multiplexed I/O lines have max. +12V or +5V open-drain
output buffers
- 16 x 8-bit PWM channels: Two 8-bit PWM channels have
+12V open-drain outputs: 8 dedicated 8-bit PWM channels
have +5V open-drain output options
- 6-bit ADC with 4 selectable input channels
- Multi-Function Timer (MFT) with Periodic Interrupt
- Sync Signal Processor module for processing horizontal,
vertical, composite, and SOG SYNC signals; frequency counting;
polarity detection; polarity controlled HSYNO and VSYNO
or extracted VSYNC outputs, and CLAMP pulse output
- DDC12AB module contains DDC1 hardware and multi-master
I 2 C hardware for DDC2AB protocol
- Software maskable Edge-Sensitive or Edge and Level-Sensitive
External Interrupt
- COP watchdog Reset
- Power-On
Reset
- Power
Saving WAIT Mode; STOP Mode not implemented
[top]
|
68HC705BD7
Parametrics
RAM
(Bytes)
|
EPROM/OTP
(Bytes)
|
Timer
|
I/O
|
Serial
|
A/D
|
PWM
|
Operating Voltage
(V)
|
Bus Frequency
(Max)
(MHz)
|
|
384
|
11.5K
|
MFT
|
26
|
MBUS
(DDC 1/2B)
|
4-CH
8-Bit
|
16-CH
8-Bit
|
5.0
|
2.1
|
[top]
68HC705BD7
Documentation
| Document
ID |
Document
Title |
| HC705BD7GRS/H |
68HC(7)05BD7/68HC05BD2
General Release Specification |
| 68HC05APPNOTES |
Table
of 68HC05 Applications Notes |
[top]
68HC705BD7
Design Tools and Data
[top]
68HC705BD7
Orderable Parts
|
Orderable Part ID |
Package
Info |
Status |
Remarks |
| MC68HC705BD7B |
Shrink
Dual In-Line Package (SDIP) |
|
0
to +70 C |
| MC68HC705BD7P |
Plastic
Dual In-Line Package (PDIP) |
|
0
to +70 C |
| MC68HC705BD7K |
Cersdip
(windowed) |
|
0
to +70 C |
| MC68HC705BD7S |
Ceramic
Dual In-Line Package (Cerdip) |
|
0
to +70 C |
[top]
|
|
|
|