

NOTES, UNLESS OTHERWISE SPECIFIED:

1. VCC IS APPLIED TO PIN 8 OF ALL 8-PIN IC'S,  
PIN 14 OF ALL 14-PIN IC'S, PIN 16 OF ALL  
16-PIN IC'S, PIN 20 OF ALL 20-PIN IC'S, ETC.
2. GROUND IS APPLIED TO PIN 4 OF ALL 8-PIN IC'S,  
PIN 7 OF ALL 14-PIN IC'S, PIN 8 OF ALL  
16-PIN IC'S, PIN 10 OF ALL 20-PIN IC'S, ETC.
3. RESISTANCE VALUES ARE IN OHMS.
4. CAPACITANCE VALUES ARE IN MICROFARADS.
5. HIGHEST REFERENCE DESIGNATOR USED:

- |                |       |
|----------------|-------|
| A. CAPACITORS  | C65   |
| B. RESISTORS   | R79   |
| C. IC'S        | U36   |
| D. DUAL LED'S  | DLED4 |
| E. HEADERS     | J8    |
| F. JUMPERS     | JP4   |
| G. SELECTORS   | SL14  |
| H. INDUCTORS   | L4    |
| I. POWER JACKS | PW1   |
| J. PUSHBUTTONS | PB2   |

Board Features:

> Each DSP has 256K lws SRAM with 512K addressable via Bank Logic GAL.

Memory Banks:

Bank 0	0h	-	0FFFFh	(Note 1)
Bank 1	10000h	-	1FFFFh	
Bank 2	20000h	-	2FFFFh	
Bank 3	30000h	-	3FFFFh	
Bank 4	40000h	-	4FFFFh	(Note 1)
Bank 5	50000h	-	5FFFFh	(Memory chip select available)
Bank 6	60000h	-	6FFFFh	(Memory chip select available)
Bank 7	70000h	-	7FFFFh	(Memory chip select available)
Bank 8	80000h	-	8FFFFh	(Memory chip select available)


Note 1: Memory Map can be configured to include Bank 0 -OR- Bank 4, but not both.

- > Each DSP has 1- 64K memory bank configurable for local memory (0h-ffffh) or extended (40000h-4ffffh).
- > CPU\_A and CPU\_B HPI's are connected together, deselected via HPIENA jumper, disconnected via GPIO.
- > DSP's I/O space maps the other DSP's HPI and/or general purpose I/O via the CONFIG GAL.
- > Additional I/O latches (6) are available for each DSP via their respective CONFIG GAL's.
- > CPU\_A and CPU\_B TDM port's can be configured in TDM mode or standard mode via the jumpers.
- > Each DSP has a dedicated perf-board area for prototyping.
- > Master clocks are from the socketed clock oscillator or resonator circuit.
- > All signals are connected to headers to allow expandability and daughter card connections.
- > Dirty and clean VCC's of each DSP are jumpered for easy power measurements.
- > Each DSP has a dedicated RESET pushbutton.
- > Each DSP's HPI boot mode is hardware configurable.
- > JTAG chain is hardware configurable to allow additional JTAG compliant devices on daughter boards.
- > Rev B board daughter board connectors are NOT compatible with the 'C6x header spec.

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
*			

REVISION STATUS OF SHEETS								
REV								ENGR G. CAPWELL
SH								
SH								
SH	*	*	*	*	*	*	*	NEXT ASSY
SH	1	2	3	4	5	6	7	USED ON
	APPLICATION							

TEXAS INSTRUMENTS		
Fixed-Point DSP Applications SEMICONDUCTOR GROUP HOUSTON, TEXAS		
Title TMS320C549 Test Board		
Size B	Document Number C549TB	Rev B



THIS IS THE ROOT SHEET OF THIS DESIGN.  
IT CONTAINS THE |LINK PIPE COMMAND AND  
THE LIST OF FILES NECESSARY TO PROCESS  
A FLAT DESIGN.

|link  
|B\_C549TB.SCH  
|C\_C549TB.SCH  
|D\_C549TB.SCH  
|E\_C549TB.SCH  
|F\_C549TB.SCH  
|G\_C549TB.SCH  
|H\_C549TB.SCH  
|I\_C549TB.SCH  
|J\_C549TB.SCH

TEXAS INSTRUMENTS

Title

TMS320C549 TEST BOARD

Size  
A

Document Number  
C549TB

Rev  
B

Date:

Wednesday, May 20, 1998

Sheet

3

of

11

1

2

3

4

5

6

7

8

D

C

B

A

D

C

B

A

1

2

3


4

5

6

7


8



SPRAM CHOICES ARE:  
 MTC6424ATES-10  
 MTC64240000-10 ORH  
 CV7C1021V31F-10ZC  
 TOSHIBA: TC59V16648FT-10  
 SAMSUNG: KM616V1002A1T-10

TEXAS INSTRUMENTS

File	TMS320C549 TEST BOARD
Step	Document Number
B	C549TB
Date	Tuesday, May 19, 1998
Sheet	4 of 11




TEXAS INSTRUMENTS

File	TMS320C49 TEST BOARD
Step	Document Number
B	C549TB
Rev	
B	
Date	Tuesday, May 19, 1998
Sheet	5 of 11

FILE: CPU\_B\_SRAM\_256K1.D  
 D:\C549TB.SCH  
 2  
 3  
 4  
 5  
 6  
 7  
 8


SRAM CHOICES ARE:  
 MTC02LA1 MCM623ATS-10  
 IUT: IUT71V0168A-10PH  
 CTPRESS: CY7C1021V31L-102C  
 TOSHIBA: TC59V166ABFT-10  
 SAMSUNG: KMG16V1002A1T-10





TEXAS INSTRUMENTS

File	C549 TEST BOARD
Step	Document Number
B	C549TB
Date	Tuesday, May 19, 1998
	Sheet 7 of 11



TEXAS INSTRUMENTS

File		C549 TEST BOARD	
Step	Document Number	Rev	
B	C549TB	B	
Date	Wednesday, May 20, 1998	Sheet	6 of 11





