PDWSR of C53s/C57s, LC56, and LC57

Here is the bit definition of the PDWSR (0x28):

The wait state (0-7) of each memory space is programmed via a 3 bit field and the wait state is applied throughout the whole prog/data/i/o space, i.e. 0x0000-0xffff.