TI TMS320LC548 16-Bit 144-pin Fixed-Point DSP's with Boundary Scan
Supported Devices: TMS320LC548GGU 144-pin Revision 1,0
-------------------------------------------------------------------------------
-- Created by : Texas Instruments Incorporated --
-- Documentation : TMS320LC548 Users Guide --
-- BSDL Revision : 1.0 --
-- BSDL status : Preliminary --
-- Date created : 03/17/97 --
-------------------------------------------------------------------------------
-- --
-- IMPORTANT NOTICE --
-- Texas Instruments Incorporated (TI) reserves the right to make changes --
-- to its products or to discontinue any semiconductor product or service --
-- without notice, and advises its customers to obtain the latest version --
-- of the relevant information to verify, before placing orders, that the --
-- information being relied on is current. --
-- --
-- TI warrants performance of its semiconductor products and related --
-- software to the specifications applicable at the time of sale in --
-- accordance with TI's standard warranty. Testing and other quality control--
-- techniques are utilized to the extent TI deems necessary to support this --
-- warranty. Specific testing of all parameters of each device is not --
-- necessarily performed, except those mandated by government requirements. --
-- --
-- Certain applications using semiconductor devices may involve potential --
-- risks of death, personal injury, or severe property or environmental --
-- damage ("Critical Applications"). --
-- --
-- TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, --
-- OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, --
-- DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. --
-- --
-- Inclusion of TI products in such applications is understood to be fully --
-- at the risk of the customer. Use of TI products in such applications --
-- requires the written approval of an appropriate TI officer. Questions --
-- concerning potential risk applications should be directed to TI through --
-- a local SC sales office. --
-- --
-- In order to minimize risks associated with the customer's applications, --
-- adequate design and operating safeguards should be provided by the --
-- customer to minimize inherent or procedural hazards. --
-- --
-- TI assumes no liability for applications assistance, customer product --
-- design, software performance, or infringement of patents or services --
-- described herein. Nor does TI warrant or represent that any license, --
-- either express or implied, is granted under any patent right, copyright, --
-- mask work right, or other intellectual property right of TI covering or --
-- relating to any combination, machine, or process in which such --
-- semiconductor products or services might be or are used. --
-- --
-- Copyright (c) 1996, Texas Instruments Incorporated --
-------------------------------------------------------------------------------
entity TMS320LC548 is
generic (PHYSICAL_PIN_MAP : string := "GGU");
port (A : out bit_vector(0 to 22);
D : inout bit_vector(0 to 15);
INT_NEG : in bit_vector(0 to 3);
NMI_NEG : in bit;
IACK_NEG : out bit;
BDX : out bit_vector(0 to 1);
TDX : out bit;
BFSX : inout bit_vector(0 to 1);
TFSX_TFRM : inout bit;
BCLKX : inout bit_vector(0 to 1);
TCLKX : inout bit;
BDR : in bit_vector(0 to 1);
TDR : in bit;
BFSR : in bit_vector(0 to 1);
TFSR_TADD : inout bit;
BCLKR : in bit_vector(0 to 1);
TCLKR : in bit;
MP_MC_NEG : in bit;
BIO_NEG : in bit;
HOLD_NEG : in bit;
IAQ_NEG : out bit;
HOLDA_NEG : out bit;
XF : out bit;
MSC_NEG : out bit;
IOSTRB_NEG : out bit;
MSTRB_NEG : out bit;
R_W_NEG : out bit;
IS_NEG : out bit;
DS_NEG : out bit;
PS_NEG : out bit;
READY : in bit;
RS_NEG : in bit;
HD : inout bit_vector(0 to 7);
HBIL : in bit;
HRDY : out bit;
HINT : out bit;
HCNTL : in bit_vector(0 to 1);
HRW_NEG : in bit;
HCS_NEG : in bit;
HAS_NEG : in bit;
HDS2_NEG : in bit;
HDS1_NEG : in bit;
HPIENA : in bit;
X2_CLKIN : in bit;
X1 : linkage bit;
CLKOUT : out bit;
EMU1_OFF_NEG : inout bit;
EMU0 : inout bit;
TOUT : out bit;
CLKMD : in bit_vector(1 to 3);
TEST1: in bit;
CGND : linkage bit_vector(1 to 10);
DGND : linkage bit_vector(1 to 9);
CVDD : linkage bit_vector(1 to 7);
DVDD : linkage bit_vector(1 to 6);
TCK : in bit;
TDI : in bit;
TDO : out bit;
TMS : in bit;
TRST_NEG : in bit);
use STD_1149_1_1990.all; -- Get standard attributes and definitions
use TI_BIDIR.all; -- Get C54X BIDIR cell attributes
----------------------------------------------------------------------
-- This package type TI_BIDIR must be available to your toolset. --
-- In most cases this text should be placed in a separate file --
-- named 'TI_BIDIR' that can be referenced via the previous --
-- 'use TI_BIDIR.all' statement. --
--
-- package TI_BIDIR is
-- use STD_1149_1_1990.all;
-- constant BC_BIDIR : CELL_INFO;
-- end TI_BIDIR;
--
-- package body TI_BIDIR is
-- constant BC_BIDIR : CELL_INFO :=
-- ((BIDIR_IN, EXTEST, PI), (BIDIR_OUT, EXTEST, PI),
-- (BIDIR_IN, SAMPLE, PI), (BIDIR_OUT, SAMPLE, PI),
-- (BIDIR_IN, INTEST, PI), (BIDIR_OUT, INTEST, PI));
-- end TI_BIDIR;
----------------------------------------------------------------------
attribute PIN_MAP of TMS320LC548 : entity is PHYSICAL_PIN_MAP;
constant GGU : PIN_MAP_STRING :=
--Address and Data
" A:(C6,D6,A5,B5,D5,A4,B4,C4,A3,B3,D4,D2, " &
" D1,E4,E3,E2,C12,B13,B12,A13,A12,A2,B1), " &
" D:(E11,E10,D13,D12,D11,C13,D10,C10, " &
" B10,A10,D9,C9,B9,D8,C8,B8), " &
--Control Signals
" DS_NEG:H1, PS_NEG:G4, IS_NEG:H2, " &
" READY:G3, R_W_NEG:H3, " &
" MSTRB_NEG:H4, IOSTRB_NEG:J1, " &
" HOLD_NEG:K2, HOLDA_NEG:J4, " &
" IAQ_NEG:K1, MSC_NEG:J2, " &
--General Purpose I/O
" BIO_NEG:K3, XF:J3, " &
--Init., Int. and Reset
" IACK_NEG:N9, " &
" NMI_NEG:L9, INT_NEG:(K9,N10,M10,L10), " &
" RS_NEG:E12, MP_MC_NEG:L1, " &
--Ocillator Signals
" X1:F10, X2_CLKIN:E13, " &
" CLKOUT:F12, CLKMD:(K10,K11,K12), " &
--Timer Signal
" TOUT:J11, " &
--Buffered Serial Port
" BCLKR:(K4,N2),BCLKX:(N5,N12), " &
" BDR:(K5,M1), BDX:(L8,M13), " &
" BFSR:(M4,M2), BFSX:(M7,N13), " &
--TDM Serial Port Signals
" TCLKR:L4, TCLKX:K6, " &
" TDR:M5, TDX:K8, " &
" TFSR_TADD:N4, TFSX_TFRM:N7, " &
--Host Port Interface
" HPIENA:G10, " &
" HD:(M8,M11,J10,F11,A9,A8,C5,D3), " &
" HINT:M6, HCNTL:(M3,L5), HRW_NEG:G1, " &
" HCS_NEG:G2, HAS_NEG:F4, HBIL:M9, " &
" HDS1_NEG:C7, HDS2_NEG:A6, HRDY:L7, " &
--JTAG Signals
" TCK:H13, TDI:H11, TDO:H10, " &
" TMS:G12, TRST_NEG:H12, " &
--Emulation Signals
" EMU0:J12, EMU1_OFF_NEG:J13, " &
-- TEST
" TEST1:K13, " &
--Power and Ground
" CGND:(A1,C2,F2,L3,G13,N1,L6,L11,B11,A7), " &
" DGND:(F3,L13,F13,C11,N3,N8,M12,D7,B2), " &
" CVDD:(E1,F1,G11,N6,N11,B7,C3), " &
" DVDD:(C1,L2,L12,K7,A11,B6) " ;
attribute TAP_SCAN_IN of TDI : signal is true;
attribute TAP_SCAN_MODE of TMS : signal is true;
attribute TAP_SCAN_OUT of TDO : signal is true;
attribute TAP_SCAN_RESET of TRST_NEG : signal is true;
attribute TAP_SCAN_CLOCK of TCK : signal is (25.00e6, BOTH);
attribute INSTRUCTION_LENGTH of TMS320LC548 : entity is 8;
attribute INSTRUCTION_OPCODE of TMS320LC548 : entity is
"EXTEST (00000000), " &
"BYPASS (11111111), " &
"SAMPLE (00000010), " &
"HIGHZ (00000110) " ;
attribute INSTRUCTION_CAPTURE of TMS320LC548 : entity is "XXXXXX01";
attribute REGISTER_ACCESS of TMS320LC548 : entity is
"BOUNDARY (EXTEST, SAMPLE)," &
"BYPASS (BYPASS, HIGHZ) " ;
attribute BOUNDARY_CELLS of TMS320LC548 : entity is
"BC_1, BC_2, BC_4, BC_BIDIR";
attribute BOUNDARY_LENGTH of TMS320LC548 : entity is 122;
attribute BOUNDARY_REGISTER of TMS320LC548 : entity is
"0 (BC_1 ,A(18) ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"1 (BC_1 ,A(17) ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"2 (BC_1 ,A(16) ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"3 (BC_BIDIR ,D(5) ,BIDIR ,X ,119 ,1 ,Z), " &
"4 (BC_BIDIR ,D(4) ,BIDIR ,X ,119 ,1 ,Z), " &
"5 (BC_BIDIR ,D(3) ,BIDIR ,X ,119 ,1 ,Z), " &
"6 (BC_BIDIR ,D(2) ,BIDIR ,X ,119 ,1 ,Z), " &
"7 (BC_BIDIR ,D(1) ,BIDIR ,X ,119 ,1 ,Z), " &
"8 (BC_BIDIR ,D(0) ,BIDIR ,X ,119 ,1 ,Z), " &
"9 (BC_2 ,RS_NEG ,INPUT ,X ), " &
"10 (BC_4 ,X2_CLKIN ,CLOCK ,X ), " &
"11 (BC_1 ,* ,CONTROL ,1 ), " &
"12 (BC_BIDIR ,HD(3) ,BIDIR ,X ,11 ,1 ,Z), " &
"13 (BC_1 ,CLKOUT ,OUTPUT3 ,X ,16 ,1 ,Z), " &
"14 (BC_2 ,HPIENA ,INPUT ,X ), " &
"15 (BC_BIDIR ,EMU1_OFF_NEG ,BIDIR ,X ,18 ,1 ,Z), " &
"16 (BC_1 ,* ,CONTROL ,1 ), " &
"17 (BC_BIDIR ,EMU0 ,BIDIR ,X ,28 ,1 ,Z), " &
"18 (BC_1 ,* ,CONTROL ,1 ), " &
"19 (BC_1 ,TOUT ,OUTPUT3 ,X ,16 ,1 ,Z), " &
"20 (BC_BIDIR ,HD(2) ,BIDIR ,X ,11 ,1 ,Z), " &
"21 (BC_2 ,TEST1 ,INPUT ,X ), " &
"22 (BC_2 ,CLKMD(3) ,INPUT ,X ), " &
"23 (BC_2 ,CLKMD(2) ,INPUT ,X ), " &
"24 (BC_2 ,CLKMD(1) ,INPUT ,X ), " &
"25 (BC_1 ,* ,CONTROL ,1 ), " &
"26 (BC_1 ,BDX(1) ,OUTPUT3 ,X ,25 ,1 ,Z), " &
"27 (BC_1 ,* ,CONTROL ,1 ), " &
"28 (BC_1 ,* ,CONTROL ,1 ), " &
"29 (BC_BIDIR ,BFSX(1) ,BIDIR ,X ,27 ,1 ,Z), " &
"30 (BC_1 ,* ,CONTROL ,1 ), " &
"31 (BC_BIDIR ,BCLKX(1) ,BIDIR ,X ,30 ,1 ,Z), " &
"32 (BC_BIDIR ,HD(1) ,BIDIR ,X ,11 ,1 ,Z), " &
"33 (BC_2 ,INT_NEG(3) ,INPUT ,X ), " &
"34 (BC_2 ,INT_NEG(2) ,INPUT ,X ), " &
"35 (BC_2 ,INT_NEG(1) ,INPUT ,X ), " &
"36 (BC_2 ,INT_NEG(0) ,INPUT ,X ), " &
"37 (BC_2 ,NMI_NEG ,INPUT ,X ), " &
"38 (BC_2 ,HBIL ,INPUT ,X ), " &
"39 (BC_1 ,IACK_NEG ,OUTPUT3 ,X ,16 ,1 ,Z), " &
"40 (BC_1 ,TDX ,OUTPUT3 ,X ,41 ,1 ,Z), " &
"41 (BC_1 ,* ,CONTROL ,1 ), " &
"42 (BC_1 ,BDX(0) ,OUTPUT3 ,X ,43 ,1 ,Z), " &
"43 (BC_1 ,* ,CONTROL ,1 ), " &
"44 (BC_BIDIR ,HD(0) ,BIDIR ,X ,11 ,1 ,Z), " &
"45 (BC_1 ,HRDY ,OUTPUT3 ,X ,16 ,1 ,Z), " &
"46 (BC_1 ,* ,CONTROL ,1 ), " &
"47 (BC_BIDIR ,TFSX_TFRM ,BIDIR ,X ,46 ,1 ,Z), " &
"48 (BC_BIDIR ,BFSX(0) ,BIDIR ,X ,49 ,1 ,Z), " &
"49 (BC_1 ,* ,CONTROL ,1 ), " &
"50 (BC_1 ,HINT ,OUTPUT3 ,X ,16 ,1 ,Z), " &
"51 (BC_BIDIR ,TCLKX ,BIDIR ,X ,52 ,1 ,Z), " &
"52 (BC_1 ,* ,CONTROL ,1 ), " &
"53 (BC_BIDIR ,BCLKX(0) ,BIDIR ,X ,54 ,1 ,Z), " &
"54 (BC_1 ,* ,CONTROL ,1 ), " &
"55 (BC_2 ,TDR ,INPUT ,X ), " &
"56 (BC_2 ,HCNTL(1) ,INPUT ,X ), " &
"57 (BC_2 ,BDR(0) ,INPUT ,X ), " &
"58 (BC_BIDIR ,TFSR_TADD ,BIDIR ,X ,59 ,1 ,Z), " &
"59 (BC_1 ,* ,CONTROL ,1 ), " &
"60 (BC_2 ,BFSR(0) ,INPUT ,X ), " &
"61 (BC_2 ,TCLKR ,INPUT ,X ), " &
"62 (BC_2 ,BCLKR(0) ,INPUT ,X ), " &
"63 (BC_2 ,HCNTL(0) ,INPUT ,X ), " &
"64 (BC_2 ,BCLKR(1) ,INPUT ,X ), " &
"65 (BC_2 ,BFSR(1) ,INPUT ,X ), " &
"66 (BC_2 ,BDR(1) ,INPUT ,X ), " &
"67 (BC_2 ,MP_MC_NEG ,INPUT ,X ), " &
"68 (BC_2 ,BIO_NEG ,INPUT ,X ), " &
"69 (BC_2 ,HOLD_NEG ,INPUT ,X ), " &
"70 (BC_1 ,IAQ_NEG ,OUTPUT3 ,X ,16 ,1 ,Z), " &
"71 (BC_1 ,HOLDA_NEG ,OUTPUT3 ,X ,16 ,1 ,Z), " &
"72 (BC_1 ,XF ,OUTPUT3 ,X ,16 ,1 ,Z), " &
"73 (BC_1 ,MSC_NEG ,OUTPUT3 ,X ,16 ,1 ,Z), " &
"74 (BC_1 ,IOSTRB_NEG ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"75 (BC_1 ,MSTRB_NEG ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"76 (BC_1 ,R_W_NEG ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"77 (BC_1 ,IS_NEG ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"78 (BC_1 ,DS_NEG ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"79 (BC_1 ,PS_NEG ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"80 (BC_2 ,READY ,INPUT ,X ), " &
"81 (BC_2 ,HRW_NEG ,INPUT ,X ), " &
"82 (BC_2 ,HCS_NEG ,INPUT ,X ), " &
"83 (BC_2 ,HAS_NEG ,INPUT ,X ), " &
"84 (BC_1 ,A(15) ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"85 (BC_1 ,A(14) ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"86 (BC_1 ,A(13) ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"87 (BC_1 ,A(12) ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"88 (BC_1 ,A(11) ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"89 (BC_BIDIR ,HD(7) ,BIDIR ,X ,11 ,1 ,Z), " &
"90 (BC_1 ,A(10) ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"91 (BC_1 ,A(22) ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"92 (BC_1 ,A(21) ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"93 (BC_1 ,A(9) ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"94 (BC_1 ,A(8) ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"95 (BC_1 ,A(7) ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"96 (BC_1 ,A(6) ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"97 (BC_1 ,* ,CONTROL ,1 ), " &
"98 (BC_1 ,A(5) ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"99 (BC_1 ,A(4) ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"100 (BC_BIDIR ,HD(6) ,BIDIR ,X ,11 ,1 ,Z), " &
"101 (BC_1 ,A(3) ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"102 (BC_1 ,A(2) ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"103 (BC_1 ,A(1) ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"104 (BC_1 ,A(0) ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"105 (BC_2 ,HDS2_NEG ,INPUT ,X ), " &
"106 (BC_2 ,HDS1_NEG ,INPUT ,X ), " &
"107 (BC_BIDIR ,HD(5) ,BIDIR ,X ,11 ,1 ,Z), " &
"108 (BC_BIDIR ,D(15) ,BIDIR ,X ,119 ,1 ,Z), " &
"109 (BC_BIDIR ,D(14) ,BIDIR ,X ,119 ,1 ,Z), " &
"110 (BC_BIDIR ,D(13) ,BIDIR ,X ,119 ,1 ,Z), " &
"111 (BC_BIDIR ,HD(4) ,BIDIR ,X ,11 ,1 ,Z), " &
"112 (BC_BIDIR ,D(12) ,BIDIR ,X ,119 ,1 ,Z), " &
"113 (BC_BIDIR ,D(11) ,BIDIR ,X ,119 ,1 ,Z), " &
"114 (BC_BIDIR ,D(10) ,BIDIR ,X ,119 ,1 ,Z), " &
"115 (BC_BIDIR ,D(9) ,BIDIR ,X ,119 ,1 ,Z), " &
"116 (BC_BIDIR ,D(8) ,BIDIR ,X ,119 ,1 ,Z), " &
"117 (BC_BIDIR ,D(7) ,BIDIR ,X ,119 ,1 ,Z), " &
"118 (BC_BIDIR ,D(6) ,BIDIR ,X ,119 ,1 ,Z), " &
"119 (BC_1 ,* ,CONTROL ,1 ), " &
"120 (BC_1 ,A(20) ,OUTPUT3 ,X ,97 ,1 ,Z), " &
"121 (BC_1 ,A(19) ,OUTPUT3 ,X ,97 ,1 ,Z) " ;
end TMS320LC548;
Device: TMS320C5xx
Category: Device Information
Detail: BSDL |
Title: TMS320LC548GGU
144-pin Revision 1,0 BSDL
Source: ct-ti98
Date: 4/25/98
GenId: a2
|
|