|
Related Devices
   Memory Interfaces
  More Memory
Access Cycle Hits
Slow Down
the IOWR for One Cycle
Lower 32K of
the C52's global memory available
BLDP - moves
block from data memory
Access board
via external DMA
Capabilities /
Requirements for the I/O Ports
Driving READY Active
Data get
latched into the processor
LAMM and
SAMM
Required
SRAM Speed
Address
Change - Does Strobe Toggle
    How do the
strobe lines go |
