
DALLAS (April 27, 1995) -- A new, low-power 3.3-volt family of First In First Out (FIFO) memories from Texas Instruments allows high-performance workstations and desktop multimedia systems to consume less power yet maintain the performance of 5-volt FIFOs.
"In contrast to other vendors who may have scaled back or re-characterized 5-volt CMOS FIFOs to run at 3.3-volts, we have designed these new FIFOs to optimally run with a 3.3-volt power supply," said Neil Hejny, TI's FIFO strategic marketing manager. "Simply scaling back a FIFO is easier than developing a new design, but re-characterized FIFOs often achieve 40 per cent less performance, in terms of operating frequencies, propagation delays and drive capability, than 5-volt devices. However, our 3.3-volt FIFOs achieve the performance levels of 5-volt devices."
The new TI FIFOs are designed to interface to high-speed microprocessors and digital signal processors (DSPs), such as TI's high-performance 3.3-volt floating point DSPs and its TMS320C80 Multimedia Video Processor (MVP), to form a DSP solution. The devices are 18-bit Widebus FIFOs based on advanced low voltage CMOS (ALVC) technology and are pin-for-pin compatible with TI's 5-volt FIFO product family.
Designated the SN74ALVC78XX family, the devices are organized in depths of 64, 256 or 512 bits and offer speed sorts of 15, 20, 25 or 40 nanoseconds (ns). FIFOs in the 'ALVC78XX family use either TI's innovative clocked architecture or a strobed design.
The clocked architecture integrates certain functions on-chip, eliminating the need for several glue logic devices in the system. With this architecture, the output-ready and input-ready flags can be synchronized to the system's read and write clocks for fast data throughput. Two of the same or different 3.3-volt FIFOs can be used to provide bi-directional data buffering with no additional logic. A system designer may chose to use two different FIFOs so that the characteristics of the interface can vary with the direction of the data flow. In addition to half-full, full and empty flags, programmable almost-full and almost-empty flags on all of the ALVC FIFOs assure an efficient data flow through the devices.
The SN74ALVC78XX devices feature fast access times starting at just 13 ns and support data rates up to 50 MHz. The devices come in space-saving 56-pin shrink small-outline packages (SSOP).
The devices listed in the following table are available now from TI and its authorized distributors at the suggested resale 1,000-piece pricing shown below.
DEVICE ARCHITECTURE SPEED 1,000-PC.
SORT (ns) PRICING
SN74ALVC7803 Clocked 20 $26.36
" 25 $21.99
" 40 $14.74
SN74ALVC7804 Strobed 25 $13.66
" 40 $11.81
SN74ALVC7805 Clocked 20 $31.71
" 25 $27.98
" 40 $19.64
SN75ALVC7806 Strobed 25 $18.24
" 40 $15.35
SN74ALVC7813 Strobed 20 $27.50
" 25 $24.15
" 40 $17.43
# # #
Please refer to profile number: SCE01
News Release SC-95029
TRADEMARKS
Widebus is a trademark of Texas Instruments Incorporated
TI Home
Search
Feedback
![]()
Semiconductor Home