|
Product Information MSP430x11x Product Information  Device List/Description and Peripheral Overview Development Tools
Technical Information |
Basic Clock System][Device Specification Table] [Documentation]
 High throughput processor
New Basic Clock System for increased flexibility Integral 16-bit Timer with 3 Capture/Compare
The new MSP430x11x family comes in a 20-pin SOP package, with three memory configurations, and offers designers a more cost-optimized solution for the applications that do not require an on-chip LCD driver. Like other MSP430 devices, the '11x family provides an ultra-low power consumption rating of 350uA in active mode and 1.5uA in standby mode. But this does not limit the processing capabilities of the device. The 16-bit RISC core can operate up to 5MHz where most of the 27 core instructions are executed within one 200ns cycle. The orthogonal structure makes it possible for every instruction to be used with each of the seven addressing modes (making the device 100% code compatible with existing configurations), which is extremely easy-to-use for the programmer. In addition, the high integration helps to save cost in the total system. For example, the 32kHz crystal is not needed in some applications. The new Basic Clock System offers increased flexibility to the user. The CPU clock MCLK (Main System Clock from 4kHz to 5MHz), the peripheral clocks SMCLK (Sub System Clock from 4kHz to 5MHz) and ACLK (Auxiliary Clock from 4kHz to 32kHz) support the ultra-low power features of the MSP430. This new clock system makes it possible to increase the maximum standby time of the controller to 16 seconds. The Timer_A module consists of a 16-bit timer/counter and three registers, which can be configured to capture or compare mode. The capture mode can be used to measure external or internal events, while the compare mode permits generation of pulse-width modulated output signals for purposes like D/A conversion or DMC.
The MSP430x11x offers 3 different memory options:
C=ROM, P=OTP, E=EPROM
Download MSP430 documentation |
